Prosecution Insights
Last updated: April 19, 2026
Application No. 18/799,138

SEMICONDUCTOR DEVICE

Non-Final OA §112
Filed
Aug 09, 2024
Examiner
LAUTURE, JOSEPH J
Art Unit
2845
Tech Center
2800 — Semiconductors & Electrical Systems
Assignee
Renesas Electronics Corporation
OA Round
1 (Non-Final)
95%
Grant Probability
Favorable
1-2
OA Rounds
1y 11m
To Grant
96%
With Interview

Examiner Intelligence

Grants 95% — above average
95%
Career Allow Rate
722 granted / 761 resolved
+26.9% vs TC avg
Minimal +1% lift
Without
With
+0.8%
Interview Lift
resolved cases with interview
Fast prosecutor
1y 11m
Avg Prosecution
8 currently pending
Career history
769
Total Applications
across all art units

Statute-Specific Performance

§101
5.0%
-35.0% vs TC avg
§103
36.3%
-3.7% vs TC avg
§102
35.1%
-4.9% vs TC avg
§112
13.6%
-26.4% vs TC avg
Black line = Tech Center average estimate • Based on career data from 761 resolved cases

Office Action

§112
DETAILED ACTION Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Specification The application has not been checked to the extent necessary to determine the presence of all possible typographical and grammatical errors. Applicant’s cooperation is requested in correcting any errors of which he/she may become aware in the application. The Information Disclosure Statements filed 08/09/2024 has been considered. Claim Rejections - 35 USC § 112 The following is a quotation of 35 U.S.C. 112(b): (b) CONCLUSION.—The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the inventor or a joint inventor regards as the invention. The following is a quotation of 35 U.S.C. 112 (pre-AIA ), second paragraph: The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention. Claims 1-20 are rejected under 35 U.S.C. 112(b) or 35 U.S.C. 112 (pre-AIA ), second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which the inventor or a joint inventor (or for applications subject to pre-AIA 35 U.S.C. 112, the applicant), regards as the invention. Claim 1, on lines 4-5 recite “applies it to one end of the first capacitive element, and in a hold mode after the sampling mode, maintains the generated first voltage and applies it to one end of the first capacitive element”. This limitation is not clear”. Clarification and correction are required. Claim 1 recites on line 12 “an output signal corresponding to the voltage at the other end of the first capacitive element”. This limitation is unclear because “one end” and “the other end” fail to particularly point out the subject matter the applicant regards as the invention. Clarification and correction are required. Claim 2 recites on lines 2-7 “a second capacitive element connected at one end to the other end of the first capacitive element…the other end of the second capacitive element”. This limitation is unclear because “one end” and “the other end” fail to particularly point out the subject matter the applicant regards as the invention. Clarification and correction are required. Claim 6 recites on lines 2 and 4 the limitation “one end of the first capacitive element”. This limitation is unclear because “one end” fails to particularly point out the subject matter the applicant regards as the invention. Clarification and correction are required. Claim 7 on lines 1-2 recites the limitation “the first voltage”. There is insufficient antecedent basis for this limitation in the claim. Claim 8 recites on line 3 the limitation “the other end of the first capacitive element”. This limitation is unclear because “the other end” fails to particularly point out the subject matter the applicant regards as the invention. Claim 10 on line 4 recites the limitation “the potential difference”. There is insufficient antecedent basis for this limitation in the claim. Claim 15 recites on lines 2, 5 and 9 respectively the limitations “the first sampling mode” and “the second sampling mode”. There is insufficient antecedent basis for these limitations in the claims. Claim 15 recites on line 7 the limitation “the intermediate voltage”. There is insufficient antecedent basis for these limitations in the claims. Claims 16 and 17 recite on lines 3 respectively the limitation “the voltage at the other end”. There is insufficient antecedent basis for these limitations in the claims. Claim 18 recites on lines 6 and 7 respectively the limitations “the potential difference” and “the reference voltage”. There is insufficient antecedent basis for these limitations in the claims. Claim 19 recites on line 2 the limitation “a third capacitive element”. This limitation is unclear, as there is no previously stated 2nd capacitive element. Claim 19 recites on line 4 the limitation “the second input voltage”. There is insufficient antecedent basis for these limitations in the claims. Claim 19 recites on line 7 the limitation “the second input voltage”. There is insufficient antecedent basis for these limitations in the claims. Claim 19 recites on line 7 the limitation “a second sampling circuit”. This limitation is unclear as there is no previously stated first sampling circuit. Clarification and correction are required. Claim 19 recites on line 11 the limitation “the potential difference”. This limitation is unclear as there is no previously stated first sampling circuit. Clarification and correction are required. Claim 19 recites on line 14 the limitation “a second feedback signal”. This limitation is unclear as there is no previously stated first feedback signal. Clarification and correction are required. Claim 20 on line 2 recites the limitation “connected at one end to the other end…”. This limitation is unclear and fails to particularly point out the subject matter the applicant regards as the invention. Clarification and correction are required. Claim 20 on line 5 recites the limitation “the other end of the second capacitive element. This limitation is unclear because the terms “one end” and “the other end” fail to specifically point out the subject matter which applicant regards as the invention. Clarification and correction are required. Claim 20 on line 11 recites the limitation “a fourth capacitive element”. This limitation is unclear as there is no prior mention of a third capacitive element. Clarification and correction are required. Claim 20 on line 30 recites the limitation “a second sub-AD converter””. This limitation is unclear as there is no prior mention of a first sub-AD converter. Clarification and correction are required. Claim 20 on line 37 recites the limitation “a second selection circuit””. This limitation is unclear as there is no prior mention of a first selection circuit. Clarification and correction are required. Claims 3-5, 9 and 11-14 are also rejected due to their dependency on independent claim 1, which has been rejected under 35 U.S.C. 112(b). Citation of Relevant Prior Art The prior art made of record and not relied upon is considered pertinent to applicant's disclosure: Quinn (US 6,784,824) teaches A semiconductor device comprising: a first capacitive element; a signal cancellation circuit that generates a first voltage corresponding to a first input voltage in a sampling mode, applies it to one end of the first capacitive element, and in a hold mode after the sampling mode, maintains the generated first voltage and applies it to one end of the first capacitive element; a sampling circuit that samples the first input voltage in the sampling mode, and in the hold mode, maintains a second voltage corresponding to the sampled first input voltage and applies it to the other end of the first capacitive element; a negative feedback circuit that generates an output signal corresponding to the voltage at the other end of the first capacitive element in the hold mode. Any inquiry concerning this communication or earlier communications from the examiner should be directed to JOSEPH J LAUTURE whose telephone number is (571)272-1805. The examiner can normally be reached 9:30 AM-6:00 PM. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Dameon Levi can be reached at 5712722105. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /JOSEPH J LAUTURE/ Primary Examiner, Art Unit 2845
Read full office action

Prosecution Timeline

Aug 09, 2024
Application Filed
Feb 06, 2026
Non-Final Rejection — §112 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12603660
MIXED-SIGNAL PROCESSING INTEGRATED IN HYBRID VOLTAGE-TIME ANALOG TO DIGITAL CONVERTER
2y 5m to grant Granted Apr 14, 2026
Patent 12592709
AD CONVERTER DEVICE, SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE, AND DESIGNING METHOD OF AD CONVERTER DEVICE
2y 5m to grant Granted Mar 31, 2026
Patent 12584802
METHOD AND APPARATUS FOR TEMPERATURE SENSING
2y 5m to grant Granted Mar 24, 2026
Patent 12587201
METHODS AND SYSTEMS FOR LOW NOISE OPERATION OF ANALOG IN MEMORY COMPUTE MAC ARRAYS
2y 5m to grant Granted Mar 24, 2026
Patent 12580579
VOLTAGE REGULATOR WITH PROGRAMMABLE TELEMETRY CONFIGURATION
2y 5m to grant Granted Mar 17, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

AI Strategy Recommendation

Get an AI-powered prosecution strategy using examiner precedents, rejection analysis, and claim mapping.
Powered by AI — typically takes 5-10 seconds

Prosecution Projections

1-2
Expected OA Rounds
95%
Grant Probability
96%
With Interview (+0.8%)
1y 11m
Median Time to Grant
Low
PTA Risk
Based on 761 resolved cases by this examiner. Grant probability derived from career allow rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month