Prosecution Insights
Last updated: July 17, 2026
Application No. 18/820,136

TIMING CONTROL FOR CONVERSION CIRCUITRY

Non-Final OA §112
Filed
Aug 29, 2024
Priority
May 06, 2024 — IN 202441035688
Examiner
LAUTURE, JOSEPH J
Art Unit
2845
Tech Center
2800 — Semiconductors & Electrical Systems
Assignee
Texas Instruments Incorporated
OA Round
1 (Non-Final)
95%
Grant Probability
Favorable
1-2
OA Rounds
0m
Est. Remaining
96%
With Interview

Examiner Intelligence

Grants 95% — above average
95%
Career Allowance Rate
727 granted / 766 resolved
+26.9% vs TC avg
Minimal +1% lift
Without
With
+0.9%
Interview Lift
resolved cases with interview
Fast prosecutor
1y 8m
Avg Prosecution
9 currently pending
Career history
773
Total Applications
across all art units

Statute-Specific Performance

§101
8.8%
-31.2% vs TC avg
§103
56.0%
+16.0% vs TC avg
§102
13.8%
-26.2% vs TC avg
§112
12.6%
-27.4% vs TC avg
Black line = Tech Center average estimate • Based on career data from 766 resolved cases

Office Action

§112
Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Specification The application has not been checked to the extent necessary to determine the presence of all possible typographical and grammatical errors. Applicant’s cooperation is requested in correcting any errors of which he/she may become aware in the application. Claim Rejections - 35 USC § 112 The following is a quotation of 35 U.S.C. 112(b): (b) CONCLUSION.—The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the inventor or a joint inventor regards as the invention. The following is a quotation of 35 U.S.C. 112 (pre-AIA ), second paragraph: The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention. Claims 1-11, 19 and 20 are rejected under 35 U.S.C. 112(b) or 35 U.S.C. 112 (pre-AIA ), second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which the inventor or a joint inventor (or for applications subject to pre-AIA 35 U.S.C. 112, the applicant), regards as the invention. Claim 1 on line 7 recites the limitation “a clock output, in which the second voltage input is coupled to the regulator output”. This Limitation is unclear. It is unclear how the second voltage input is coupled to the regulator output in a clock output. Clarification and correction are required. Claim 19 on line 7 recites the limitation “a signal output, in which the first voltage input is coupled to the regulator output”. This Limitation is unclear. It is unclear how the first voltage input is coupled to the regulator output in a signal output. Clarification and correction are required. Claim 19 on lines 11-12 recites the limitation “a clock output, in which the second voltage input is coupled to the regulator output”. This Limitation is unclear. It is unclear how the second voltage input is coupled to the regulator output in a clock output. Clarification and correction are required. Claims 2-11 and 20 are also rejected due to their dependency on respective claims 1 and 19 which have been rejected under 35 U.S.C. 112(b). Allowable Subject Matter Claims 12-18 are allowable. The following is a statement of reasons for the indication of allowable subject matter: Regarding independent claim 12, patentability exists, at least in part, with the claimed features of a comparator circuit configured to provide a digital output signal based on an analog input signal, the regulated voltage, and the clock signal, and the comparator circuit includes logic configured to provide a ready signal responsive to the comparator circuit completing a compare cycle. Prasad et al (US 12,431,881) teach a calibration circuit including a clock generator circuit configured to: set a delay based on the control signal; and provide a clock signal according to the delay; and a comparator circuit configured to provide a digital output signal based on an analog input signal and a clock signal. However, the prior art, when taken alone, or, in combination, cannot be construed as reasonably teaching or suggesting all of the elements of the claimed invention as arranged, disposed, or provided in the manner as claimed by the Applicant. Any inquiry concerning this communication or earlier communications from the examiner should be directed to JOSEPH J LAUTURE whose telephone number is (571)272-1805. The examiner can normally be reached 9:30 AM-6:00 PM. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Dameon Levi can be reached at 5712722105. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /JOSEPH J LAUTURE/Primary Examiner, Art Unit 2845
Read full office action

Prosecution Timeline

Aug 29, 2024
Application Filed
Apr 09, 2026
Non-Final Rejection mailed — §112 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12683628
DELTA-SIGMA MODULATION APPARATUS, DELTA-SIGMA MODULATION METHOD AND RECORDING MEDIUM
1y 9m to grant Granted Jul 14, 2026
Patent 12676629
SYSTEM AND METHOD OF GENERATING SIGNALS FOR ANALOG-DIGITAL CONVERTER (ADC) CALIBRATION
2y 8m to grant Granted Jul 07, 2026
Patent 12671434
ANALOG-TO-DIGITAL CONVERSION CIRCUIT AND ANALOG-TO-DIGITAL CONVERSION METHOD THEREOF COMBINING SUCCESSIVE APPROXIMATION PROCEDURE AND INITIAL VOLTAGE SCANNING PROCEDURE
1y 8m to grant Granted Jun 30, 2026
Patent 12665609
SIGNAL CONVERTER WITH DELAY ARCHITECTURE FOR CONCURRENT SIGNAL PROCESSING
2y 0m to grant Granted Jun 23, 2026
Patent 12663991
Data Interface Device of Display Apparatus
1y 8m to grant Granted Jun 23, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

1-2
Expected OA Rounds
95%
Grant Probability
96%
With Interview (+0.9%)
1y 8m (~0m remaining)
Median Time to Grant
Low
PTA Risk
Based on 766 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month