Prosecution Insights
Last updated: October 26, 2026
Application No. 18/846,670

Display Module and Display Apparatus

Non-Final OA §112
Filed
Sep 13, 2024
Priority
Dec 27, 2023 — nonprovisional of PCTCN2023142368
Examiner
RAMALLO, GUSTAVO G
Art Unit
2812
Tech Center
2800 — Semiconductors & Electrical Systems
Assignee
BOE Technology Group Co., Ltd.
OA Round
1 (Non-Final)
95%
Grant Probability
Favorable
1-2
OA Rounds
2m
Est. Remaining
98%
With Interview

Examiner Intelligence

Grants 95% — above average
95%
Career Allowance Rate
559 granted / 587 resolved
+27.2% vs TC avg
Minimal +2% lift
Without
With
+2.3%
Interview Lift
resolved cases with interview
Typical timeline
2y 3m
Avg Prosecution
35 currently pending
Career history
608
Total Applications
across all art units

Statute-Specific Performance

§101
0.2%
-39.8% vs TC avg
§103
52.9%
+12.9% vs TC avg
§102
29.1%
-10.9% vs TC avg
§112
15.0%
-25.0% vs TC avg
Black line = Tech Center average estimate • Based on career data from 587 resolved cases

Office Action

§112
DETAILED ACTION Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Information Disclosure Statement The information disclosure statement (IDS) submitted on March 10, 2025 is being considered by the examiner. Specification The title of the invention is not descriptive. A new title is required that is clearly indicative of the invention to which the claims are directed. The following title is suggested: Display Module With Improved Brightness and Display Apparatus Claim Rejections - 35 USC § 112 The following is a quotation of 35 U.S.C. 112(b): (b) CONCLUSION.—The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the inventor or a joint inventor regards as the invention. The following is a quotation of 35 U.S.C. 112 (pre-AIA ), second paragraph: The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention. Claims 1-19 and 21 are rejected under 35 U.S.C. 112(b) or 35 U.S.C. 112 (pre-AIA ), second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which the inventor or a joint inventor (or for applications subject to pre-AIA 35 U.S.C. 112, the applicant), regards as the invention. Claim 1 recites the limitation "the same type" in lines 6-7. There is insufficient antecedent basis for this limitation in the claim. For purposes of examination this will be interpreted as ”a same type” Claim 1 recites the limitation "the first gate driving circuit" in line 7. There is insufficient antecedent basis for this limitation in the claim. For purposes of examination this will be interpreted as “a first gate driving circuit” Claim 1 recites the limitation "the transistors" in line 7. There is insufficient antecedent basis for this limitation in the claim. For purposes of examination this will be interpreted as ”the plurality of transistors” Claim 2 recites the limitation "the sub-pixel" in line 2. There is insufficient antecedent basis for this limitation in the claim. For purposes of examination this will be interpreted as ”each sub-pixel” Claim 15 recites the limitation "the same type" in line 2. There is insufficient antecedent basis for this limitation in the claim. For purposes of examination this will be interpreted as ”a same type” Claim 16 recites the limitation "the first shield structures" in line 7. There is insufficient antecedent basis for this limitation in the claim. For purposes of examination this will be interpreted as ”the first shielding structure” Claim 16 recites the limitation "the second shield structures" in lines 9-10. There is insufficient antecedent basis for this limitation in the claim. For purposes of examination this will be interpreted as ”the second shielding structure” Claim 17 recites the limitation "the same type" in line 5. There is insufficient antecedent basis for this limitation in the claim. For purposes of examination this will be interpreted as ”a same type” Claim 17 recites the limitation "the first gate driving circuit" in lines 5-6. There is insufficient antecedent basis for this limitation in the claim. For purposes of examination this will be interpreted as “a first gate driving circuit” Claim 18 recites the limitation "the sub-pixel" in line 2. There is insufficient antecedent basis for this limitation in the claim. For purposes of examination this will be interpreted as ”each sub-pixel” Claim 19 recites the limitation "the first shield structures" in line 12. There is insufficient antecedent basis for this limitation in the claim. For purposes of examination this will be interpreted as ”the first shielding structure” Claim 19 recites the limitation "the second shield structures" in line 15. There is insufficient antecedent basis for this limitation in the claim. For purposes of examination this will be interpreted as ”the second shielding structure” Allowable Subject Matter Claims 1-19 and 21 would be allowed if rewritten to overcome the 112 rejections above. The following is a statement of reasons for the indication of allowable subject matter: the closest prior art of record, Kim (US 2017/0062546), Fukuchi (US 2005/0244995), Kurashina (US 2004/0135952), fail to disclose (by themselves or in combination) the following limitations in combination with the rest of the claim: Regarding Claim 1 (from which claims 2-16 and 21 depend), an orthographic projection of the first structure layer on the display substrate covers at least a part of the display region, and ranges of at least a part of the transistors in a plurality of first gate driving circuits of the same type covered by the orthographic projection of the first structure layer on the display substrate are consistent. Regarding Claim 17 (from which claims 18-19 depend), a shielding structure layer is provided on a side of the first gate driving circuit away from the light exiting side; and ranges of at least a part of transistors of a plurality of first gate driving circuits of the same type shielded by the shielding structure layer are consistent. Conclusion The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Kim (US 2017/0062546) discloses (Fig. 6) an OLED with a TFT driver with an exterior bezel portion (Fig. 7) and display portion (Fig. 6). Kim does not disclose a shielding structure layer is provided on a side of the first gate driving circuit away from the light exiting side; and ranges of at least a part of transistors of a plurality of first gate driving circuits of the same type shielded by the shielding structure layer are consistent. Fukuchi (US 2005/0244995) discloses (Fig. 16) a display panel with a bezel 1617 and display apparatus 1615, where 1615 operates as a backlight unit. Fukuchi does not disclose an orthographic projection of the first structure layer on the display substrate covers at least a part of the display region, and ranges of at least a part of the transistors in a plurality of first gate driving circuits of the same type covered by the orthographic projection of the first structure layer on the display substrate are consistent. Kurashina (US 2004/0135952) discloses (Fig. 4) an array substrate 10, structure layer 71, display region (incident and returning light region), plurality of driving transistors 30. Kurashina does not disclose an orthographic projection of the first structure layer on the display substrate covers at least a part of the display region, and ranges of at least a part of the transistors in a plurality of first gate driving circuits of the same type covered by the orthographic projection of the first structure layer on the display substrate are consistent. Any inquiry concerning this communication or earlier communications from the examiner should be directed to GUSTAVO G RAMALLO whose telephone number is (571)272-9227. The examiner can normally be reached Monday-Friday 10am - 6pm. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, William Partridge can be reached at (571) 270-1402. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /GUSTAVO G RAMALLO/Examiner, Art Unit 2812
Read full office action

Prosecution Timeline

Sep 13, 2024
Application Filed
Oct 16, 2026
Non-Final Rejection mailed — §112 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12772831
SEMICONDUCTOR DEVICE AND ELECTRONIC SYSTEM INCLUDING THE SAME
3y 5m to grant Granted Oct 20, 2026
Patent 12772447
LOGIC CIRCUITS USING VERTICAL TRANSISTORS WITH BACKSIDE SOURCE OR DRAIN REGIONS
3y 5m to grant Granted Oct 20, 2026
Patent 12772451
STAIRLESS THREE-DIMENSIONAL MEMORY DEVICE AND METHOD OF MAKING THEREOF BY FORMING REPLACEMENT WORD LINES THROUGH MEMORY OPENINGS
3y 3m to grant Granted Oct 20, 2026
Patent 12764961
SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME
3y 8m to grant Granted Oct 13, 2026
Patent 12764956
SEMICONDUCTOR DEVICE AND ELECTRONIC SYSTEM INCLUDING THE SAME
3y 5m to grant Granted Oct 13, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

1-2
Expected OA Rounds
95%
Grant Probability
98%
With Interview (+2.3%)
2y 3m (~2m remaining)
Median Time to Grant
Low
PTA Risk
Based on 587 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month