Prosecution Insights
Last updated: October 23, 2026
Application No. 18/853,110

DISPLAY SUBSTRATE AND METHOD FOR MANUFACTURING THE SAME, DISPLAY PANEL AND DISPLAY DEVICE

Non-Final OA §102
Filed
Sep 30, 2024
Priority
Nov 30, 2023 — nonprovisional of PCTCN2023135392
Examiner
ANYA, IGWE U
Art Unit
2891
Tech Center
2800 — Semiconductors & Electrical Systems
Assignee
BOE Technology Group Co., Ltd.
OA Round
1 (Non-Final)
85%
Grant Probability
Favorable
1-2
OA Rounds
5m
Est. Remaining
81%
With Interview

Examiner Intelligence

Grants 85% — above average
85%
Career Allowance Rate
820 granted / 964 resolved
+17.1% vs TC avg
Minimal -4% lift
Without
With
+-3.8%
Interview Lift
resolved cases with interview
Typical timeline
2y 6m
Avg Prosecution
30 currently pending
Career history
998
Total Applications
across all art units

Statute-Specific Performance

§101
1.3%
-38.7% vs TC avg
§103
50.9%
+10.9% vs TC avg
§102
36.8%
-3.2% vs TC avg
§112
7.0%
-33.0% vs TC avg
Black line = Tech Center average estimate • Based on career data from 964 resolved cases

Office Action

§102
DETAILED ACTION Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Claim Rejections - 35 USC § 102 The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action: A person shall be entitled to a patent unless – (a)(1) the claimed invention was patented, described in a printed publication, or in public use, on sale, or otherwise available to the public before the effective filing date of the claimed invention. Claims 1, 21 and 22 are rejected under 35 U.S.C. 102(a)(1) as being anticipated by Nakamura et al. (US 2020/0343314). PNG media_image1.png 469 659 media_image1.png Greyscale (Claim 1) Nakamura et al. teach a display substrate, comprising: a base substrate, comprising a display area (71) and a peripheral area (72), the peripheral area at least partially surrounding the display area; and a plurality of pixel units (PX) arranged in the display area of the base substrate, the plurality of pixel units being arranged in an array in the display area along a first direction (X) and a second direction (Y), at least one of the pixel units comprising a reflective bonding structure and an LED light-emitting unit, and the first direction intersecting with the second direction PNG media_image2.png 435 662 media_image2.png Greyscale wherein the reflective bonding structure (89, paragraph 147) comprises: a first electrode (conductive oxide shell of 89, paragraph 151) arranged on the base substrate (2); a first reflective electrode (core of 89) arranged on a side of the first electrode away from the base substrate; and a first bonding portion (lower half of #77 in the z-direction, paragraph 150) in the arranged on a side of the first reflective electrode (89) away from the base substrate; and wherein the LED light-emitting unit (CHIP) comprises: a second bonding portion (upper half of #77 in the z-direction) arranged on a side of the first bonding portion away from the base substrate; an LED epitaxial layer (paragraph 116) arranged on a side of the second bonding portion away from the base substrate; and a second electrode (88, paragraph 147) arranged on a side of the LED epitaxial layer (CHIP) away from the base substrate, wherein an orthographic projection of the second bonding portion on the base substrate is located within an orthographic projection of the first bonding portion on the base substrate; and wherein the first bonding portion and the second bonding portion comprise a same material. (Claim 21) Nakamura et al. teach a display panel, comprising the display substrate (fig. 10, paragraph 208). (Claim 22) Nakamura et al. teach a display device, comprising the display substrate (fig. 10, paragraph 264). Allowable Subject Matter Claims 2 – 14, 16 and 18 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims. (Claim 2) wherein the first bonding portion and the second bonding portion comprise the same material selected from ITO or IZO. (Claim 5) further comprising a partition between pixel units adjacent to each other, wherein the partition covers at least a part of a surface of the LED epitaxial layer away from the base substrate, a sidewall of the reflective bonding structure, and a sidewall of the LED light-emitting unit. (Claim 11) further comprising a prism portion arranged on a side of the second electrode away from the base substrate, wherein an orthographic projection of the prism portion on the base substrate at least partially overlaps with an orthographic projection of the LED epitaxial layer on the base substrate. Claims 23 and 24 are allowable, because prior art do not teach: (Claim 23) wherein the reflective bonding structure comprises a first electrode arranged in the first electrode material layer, a first reflective electrode arranged in the first reflective electrode material layer, and a first bonding portion arranged in the first bonding material layer; epitaxially growing a whole layer of semiconductor buffer material layer, a whole layer of first semiconductor material layer, a whole layer of quantum well material layer and a whole layer of second semiconductor material layer on a wafer, so as to form an LED epitaxial layer; depositing a whole layer of second bonding material layer on the second semiconductor material layer; performing a bonding process on the whole layer of second bonding material layer and the reflective bonding structures arranged in the array. Conclusion Prior art made of record and not relied upon, considered pertinent to applicant's disclosure are listed in PTO – 892 Form. Contact Information Any inquiry concerning this communication or earlier communications from the examiner should be directed to IGWE U ANYA whose telephone number is (571)272-1887. The examiner can normally be reached 8:00 AM - 6:00 PM. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Matthew Landau can be reached at (571) 272- 1731. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /IGWE U ANYA/Primary Examiner, Art Unit 2891 September 30, 2026
Read full office action

Prosecution Timeline

Sep 30, 2024
Application Filed
Oct 05, 2026
Non-Final Rejection mailed — §102 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12772472
Dual Gate Power Semiconductor Device and Method of Controlling a Dual Gate Power Semiconductor Device
3y 7m to grant Granted Oct 20, 2026
Patent 12745411
SEMICONDUCTOR DEVICE
3y 0m to grant Granted Sep 22, 2026
Patent 12740076
INTEGRATED CIRCUIT DEVICE
3y 0m to grant Granted Sep 15, 2026
Patent 12740391
CONTACT STRUCTURE, SEMICONDUCTOR DEVICE WITH THE SAME, AND METHOD FOR FABRICATING THE SAME
2y 5m to grant Granted Sep 15, 2026
Patent 12733206
VERTICAL SHIELDED GATE ACCUMULATION FIELD EFFECT TRANSISTOR
3y 6m to grant Granted Sep 08, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

1-2
Expected OA Rounds
85%
Grant Probability
81%
With Interview (-3.8%)
2y 6m (~5m remaining)
Median Time to Grant
Low
PTA Risk
Based on 964 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month