Prosecution Insights
Last updated: October 02, 2026
Application No. 18/855,458

CIRCUIT BREAKER AND INTERRUPTION METHOD

Final Rejection §102§112
Filed
Oct 09, 2024
Priority
Apr 11, 2022 — nonprovisional of PCTJP2022017504
Examiner
SREEVATSA, SREEYA
Art Unit
Tech Center
Assignee
Nippon Telegraph and Telephone Corporation
OA Round
2 (Final)
86%
Grant Probability
Favorable
3-4
OA Rounds
6m
Est. Remaining
90%
With Interview

Examiner Intelligence

Grants 86% — above average
86%
Career Allowance Rate
254 granted / 295 resolved
+26.1% vs TC avg
Minimal +4% lift
Without
With
+3.8%
Interview Lift
resolved cases with interview
Typical timeline
2y 6m
Avg Prosecution
28 currently pending
Career history
315
Total Applications
across all art units

Statute-Specific Performance

§101
0.6%
-39.4% vs TC avg
§103
50.0%
+10.0% vs TC avg
§102
34.3%
-5.7% vs TC avg
§112
13.3%
-26.7% vs TC avg
Black line = Tech Center average estimate • Based on career data from 295 resolved cases

Office Action

§102 §112
DETAILED ACTION Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Claims 1-4 are pending in this application. Response to Arguments Applicant's arguments filed 07/14/2026 have been fully considered but they are not persuasive. On page 2 of Remarks filed 07/14/2026, applicant argues In contrast, amended claim 1 explicitly recites that each breaking circuit is configured to interrupt a current in two directions by utilizing internal circuits connected in series in opposite directions. Examiner disagrees respectfully. The amended claim 1 recites “a plurality of breaking circuits configured to interrupt a current in two directions”. The amended claim does not recite that each breaking circuit of the plurality of breaking circuits interrupt a current in two directions. The amended claim 1 further recites “the plurality of breaking circuits includes internal circuits connected in series in opposite directions”. Prior art Yasuzawa (JP 2002291244 A) teaches two internal circuits: CT1 and Q1 in one of the directions, as seen in fig.1. The phrase “opposite directions” is broad and CT1 and Q1 could be construed as being connected in opposite directions. In the instant application fig.25, which shows two internal circuits connected in series, it is unclear what is considered as opposite direction. Further, specification paragraph [0027] mentions “opposite” without providing clarity. Please see rejection below for further details. Claim Rejections - 35 USC § 112 The following is a quotation of the first paragraph of 35 U.S.C. 112(a): (a) IN GENERAL.—The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same, and shall set forth the best mode contemplated by the inventor or joint inventor of carrying out the invention. The following is a quotation of the first paragraph of pre-AIA 35 U.S.C. 112: The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same, and shall set forth the best mode contemplated by the inventor of carrying out his invention. Claims 1-3 are rejected under 35 U.S.C. 112(a) or 35 U.S.C. 112 (pre-AIA ), first paragraph, as failing to comply with the written description requirement. The claims contains subject matter which was not described in the specification in such a way as to reasonably convey to one skilled in the relevant art that the inventor or a joint inventor, or for applications subject to pre-AIA 35 U.S.C. 112, the inventor(s), at the time the application was filed, had possession of the claimed invention. Claim 1 lines 3-4 recites “internal circuits connected in series in opposite directions”. Fig.25 of instant application shows all other limitations of claim 1, except the phrase “opposite directions”. Specification paragraph [0027] mentions “The internal circuits 12 are connected in series in opposite directions”, but does not provide further details on what opposite direction is and how it is achieved. Claim 2 is rejected for the same reasons as stated above for claim 1. Regarding claim 3, the method is rejected for the same reasons as stated above for claim 1. The following is a quotation of 35 U.S.C. 112(b): (b) CONCLUSION.—The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the inventor or a joint inventor regards as the invention. The following is a quotation of 35 U.S.C. 112 (pre-AIA ), second paragraph: The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention. Claims 1-3 rejected under 35 U.S.C. 112(b) or 35 U.S.C. 112 (pre-AIA ), second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which the inventor or a joint inventor (or for applications subject to pre-AIA 35 U.S.C. 112, the applicant), regards as the invention. Claim 1 lines 3-4 recites “internal circuits connected in series in opposite directions”. Based on fig.25 and specification paragraph [0027], it is unclear how the series circuits (for example 12-1 and 12-2) are connected in opposite directions? Is the connection of capacitors considered to be opposite? For the purpose of examination, any type of connection is considered to be opposite directions. Claims 2-3 are rejected for the same reasons as stated above for claim 1. Claim Rejections - 35 USC § 102 In the event the determination of the status of the application as subject to AIA 35 U.S.C. 102 and 103 (or as subject to pre-AIA 35 U.S.C. 102 and 103) is incorrect, any correction of the statutory basis (i.e., changing from AIA to pre-AIA ) for the rejection will not be considered a new ground of rejection if the prior art relied upon, and the rationale supporting the rejection, would be the same under either status. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action: A person shall be entitled to a patent unless – (a)(1) the claimed invention was patented, described in a printed publication, or in public use, on sale, or otherwise available to the public before the effective filing date of the claimed invention. Claims 1 and 3 are rejected under 35 U.S.C. 102(a)(1) as being anticipated by Yasuzawa (JP 2002291244 A). Regarding claim 1, Yasuzawa teaches a circuit breaker (abstract, turns on or off one switching element and a plurality of other switching elements) comprising: a plurality of breaking circuits (i.e. switching elements Q1 -Q4, fig.1) configured to interrupt a current (pages 2-3, prevent a reverse current from flowing … Q .sub.1 ~Q .sub.4 forcibly it is necessary to turn OFF) in two directions (e.g. directions of each of Q1-Q4, fig.1), wherein each breaking circuit of the plurality of breaking circuits includes internal circuits connected in series in opposite directions (e.g. current transformer CT1 and Q1, fig.1), and a capacitor (e.g. capacitors C1-C2, fig.1) on an output side (e.g. side where voltages V1-V4 are obtained, fig.1) on which at least another breaking circuit, among the plurality of breaking circuits, is not coupled to the breaking circuit (e.g. capacitor C1 is not coupled to switching element Q2, fig.1). Regarding claim 3, the method is rejected for the same reasons as stated above for claim 1. Allowable Subject Matter Claim 4 is allowed. Claim 2 is objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims. The following is a statement of reasons for the indication of allowable subject matter: Regarding claim 2, Yasuzawa (JP 2002291244 A) teaches the circuit breaker according to claim 1 comprising: a plurality of breaking units (e.g. units comprising switching elements Q1-Q4, fig.1) each of which is configured to interrupt the current flowing in two directions among a plurality of directions (e.g. each of them are configured to interrupt reverse current in respective branches, fig.1). Yasuzawa does not teach, a housing including a plurality of slots in which the respective breaking units are inserted, wherein the housing houses a circuit in which each of the plurality of breaker units is coupled between points of different lines in a corresponding slot among the plurality of slots, and wherein capacitors of the plurality of breaking circuits are housed in a same slot on the output side, among the plurality of slots. Prior art Horinouchi (US 20210265831 A1), Kanaya (EP 3306766 A1) and Li (CN 113839370 A) have been found to be the closest prior art. However, none of the prior art, taken singly or in combination, teach “a housing including a plurality of slots in which the respective breaking units are inserted, wherein the housing houses a circuit in which each of the plurality of breaker units is coupled between points of different lines in a corresponding slot among the plurality of slots, and wherein capacitors of the plurality of breaking circuits are housed in a same slot on the output side, among the plurality of slots.” Claim 4 is allowed for the same reasons as stated above for claim 2. Conclusion Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, THIS ACTION IS MADE FINAL. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a). A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any nonprovisional extension fee (37 CFR 1.17(a)) pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action. Any inquiry concerning this communication or earlier communications from the examiner should be directed to SREEYA SREEVATSA whose telephone number is (571)272-8304. The examiner can normally be reached M-F 8am-5pm ET. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Thienvu V Tran can be reached at (571) 270-1276. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /SREEYA SREEVATSA/ Primary Examiner, Art Unit 2838 08/17/2026
Read full office action

Prosecution Timeline

Oct 09, 2024
Application Filed
May 07, 2026
Non-Final Rejection mailed — §102, §112
Jul 14, 2026
Response Filed
Aug 19, 2026
Final Rejection mailed — §102, §112 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12749890
SURGE SUPPRESSION DEVICE
2y 8m to grant Granted Sep 29, 2026
Patent 12749605
HTS Magnet Ramping to Reduce Screening Currents
2y 4m to grant Granted Sep 29, 2026
Patent 12751250
HOLDING APPARATUS
2y 2m to grant Granted Sep 29, 2026
Patent 12738437
ACTIVE ARC FAULT CIRCUIT INTERRUPTERS WITH SOLID-STATE COMPONENTS
2y 2m to grant Granted Sep 15, 2026
Patent 12730136
APPARATUS, SYSTEM AND METHOD OF PROVIDING A SMART POWERLINE EVENT AND HEALTH MONITORING OF POWER DISTRIBUTION SYSTEMS USING SURGE PROTECTION DEVICES
2y 6m to grant Granted Sep 08, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

3-4
Expected OA Rounds
86%
Grant Probability
90%
With Interview (+3.8%)
2y 6m (~6m remaining)
Median Time to Grant
Moderate
PTA Risk
Based on 295 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month