Prosecution Insights
Last updated: October 01, 2026
Application No. 18/859,768

SIDELINK SSB TRANSMISSION IN NR UNLICENSED

Non-Final OA §102
Filed
Oct 24, 2024
Priority
Apr 27, 2022 — provisional 63/335,707 +1 more
Examiner
GILLIS, BRIAN J
Art Unit
Tech Center
Assignee
Apple Inc.
OA Round
1 (Non-Final)
72%
Grant Probability
Favorable
1-2
OA Rounds
2y 0m
Est. Remaining
97%
With Interview

Examiner Intelligence

Grants 72% — above average
72%
Career Allowance Rate
198 granted / 275 resolved
+12.0% vs TC avg
Strong +25% interview lift
Without
With
+25.0%
Interview Lift
resolved cases with interview
Typical timeline
3y 12m
Avg Prosecution
10 currently pending
Career history
278
Total Applications
across all art units

Statute-Specific Performance

§101
13.0%
-27.0% vs TC avg
§103
43.3%
+3.3% vs TC avg
§102
16.1%
-23.9% vs TC avg
§112
21.6%
-18.4% vs TC avg
Black line = Tech Center average estimate • Based on career data from 275 resolved cases

Office Action

§102
DETAILED ACTION Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Claim Objections Claims 1 and 22 are objected to because of the following informalities: The claims recite the abbreviation “SSB” in lines 3 of claim 1 and line 7 of claim 22 without providing the definition of the abbreviation. Appropriate correction is required. Claims 8, 13, and 17 recite the terms “S-Primary Synchronization Signal”, “S-Secondary Synchronization Signal” and “S-Physical Broadcast Channel” without providing the definition of the “S”. Appropriate correction is required. Claim Rejections - 35 USC § 102 In the event the determination of the status of the application as subject to AIA 35 U.S.C. 102 and 103 (or as subject to pre-AIA 35 U.S.C. 102 and 103) is incorrect, any correction of the statutory basis (i.e., changing from AIA to pre-AIA ) for the rejection will not be considered a new ground of rejection if the prior art relied upon, and the rationale supporting the rejection, would be the same under either status. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action: A person shall be entitled to a patent unless – (a)(2) the claimed invention was described in a patent issued under section 151, or in an application for patent published or deemed published under section 122(b), in which the patent or application, as the case may be, names another inventor and was effectively filed before the effective filing date of the claimed invention. Claims 1-4, 6-9, 13-20, 22, 24-26 are rejected under 35 U.S.C. 102(a)(2) as being anticipated by Talarico et al (US PGPUB US2025/0227737). (Claim 1 discloses) one or more processors configured to perform operations comprising: identifying, based on information associated with a number of additional candidate SSB transmission opportunities, a plurality of sidelink synchronization signal block (S-SSB) transmission opportunities comprising an initial S-SSB transmission opportunity and one or more additional S-SSB transmission opportunities (Talarico et al shows multiple S-SSB occasions or opportunities in a window, (figure 11 and paragraph 114).); and causing a plurality of S-SSBs to be transmitted on a sidelink channel during the plurality of S-SSB transmission opportunities, the plurality of S-SSBs comprising an initial S-SSB and one or more additional S-SSBs (Talarico et al shows the ability to transmit multiple SSBs in a single window until success (paragraph 114)). (Claim 2 discloses) the one or more processors of claim 1, wherein identifying the plurality of S-SSB transmission opportunities comprises: determining a number of the plurality of S-S SB transmission opportunities based on a subcarrier spacing of the sidelink channel (Talarico et al shows determining based on SCS (paragraph 120). (Claim 3 discloses) the one or more processors of claim 1, wherein the information associated with a number of the additional candidate SSB transmission opportunities is a number of the plurality of S-SSB transmission opportunities based on a predetermined number of candidate transmission opportunities (Talarico et al shows the window can be preconfigured (paragraph 114)). (Claim 4 discloses) the one or more processors of claim 1, wherein causing the plurality of S-SSBs to be transmitted on the sidelink channel during the plurality of S-SSB transmission opportunities comprises: multiplexing, using frequency division multiplexing, the plurality of S-SSBs with one or more Physical Sidelink Shared Channel (PSSCH) transmissions to generate one or more multiplexed transmissions (Talarico et al shows FDM with PSSCH, paragraphs 85-86).); and causing the one or more multiplexed transmissions to be transmitted during the plurality of S-SSB transmission opportunities (Talarico et al shows data is transmitted in the S-SSB windows (paragraph 114)). (Claim 6 discloses) the one or more processors of claim 1, wherein the one or more additional S-SSBs are frequency division multiplexed with one or more other S-SSBs from one or more other UEs (Talarico et al shows multiple UEs are connected to the same sidelink and the data transmitted is known to be multiplexed (paragraph 129)). (Claim 7 discloses) the one or more processors of claim 6, wherein causing the plurality of S-SSBs to be transmitted on the sidelink channel during the plurality of S-SSB transmission opportunities comprises: aligning a transmission boundary of the plurality of S-SSBs with a transmission boundary of the one or more other S-SSBs (Talarico et al shows the S-SSB is aligned with the start of the window (paragraph 16)). (Claim 8 discloses) the one or more processors of claim 1, wherein the plurality of S- SSBs comprise one or more S-Primary Synchronization Signal/S-Secondary Synchronization Signal (S-PSS/S-SSS) blocks and one or more S-Physical Broadcast Channel (S-PBCH) transmissions, and wherein causing the plurality of S-SSBs to be transmitted on the sidelink channel during the plurality of S-SSB transmission opportunities comprises: frequency domain multiplexing the one or more S-PSS/S-SSS blocks with the one or more S-PBCH transmissions to generate one or more multiplexed transmissions; and causing the one or more multiplexed transmissions to be transmitted during the plurality of S-SSB transmission opportunities (Talarico et al shows FDM of S-SSS, S-PSS, and PSBCH and transmitting (paragraph 95).) (Claim 9 discloses) the one or more processors of claim 1, wherein a sensing gap separates the plurality of S-SSB transmission opportunities (Talarico et al shows the S-SSB has a gap between transmissions (paragraph 193)). (Claim 13 discloses) the one or more processors of claim 1, wherein a first S-SSB of the plurality of comprises a S-Primary Synchronization Signal/S-Secondary Synchronization Signal (S-PSS/S-SSS) block and a S-Physical Broadcast Channel (S-PBCH) transmission, and wherein causing the plurality of S-SSBs to be transmitted on the sidelink channel during the plurality of S-SSB transmission opportunities comprises: causing: (i) the S-PBCH transmission to be transmitted as an interlaced waveform over a first plurality of physical resource blocks in a first S-SSB transmission opportunity, and (ii) the S-PSS/S-SSS block to be transmitted over a second plurality of physical resource blocks in the first S-SSB transmission opportunity (Talarico et al shows interlacing over the channel bandwidth (paragraph 192)). (Claim 14 discloses) the one or more processors claim 1, wherein causing the plurality of S-SSBs to be transmitted on the sidelink channel during the plurality of S-SSB transmission opportunities comprises: performing a channel access procedure to access the sidelink channel to perform the transmission (Talarico et al shows LBT is done before transmission (paragraphs 104-107). (Claim 15 discloses) the one or more processors of claim 14, wherein the channel access procedure is one of a Type 2A channel access procedure and a time duration of the plurality of transmission opportunities is at most 1 millisecond (1ms) (Talarico et al shows the use of Type2A and variable time duration (paragraphs 107 and 120-121)). (Claim 16 discloses) one or more processors configured to perform operations comprising: generating a transmission comprising a plurality of sidelink synchronization signal block (S-SSB) repetitions multiplexed in frequency (Talarico et al shows multiple S-SSB occasions or opportunities in a window, (figure 11 and paragraph 114).); and causing the transmission on a sidelink channel during an S-SSB transmission opportunity (Talarico et al shows the ability to transmit multiple SSBs in a single window until success (paragraph 114)). (Claim 17 discloses) the one or more processors of claim 16, wherein each S-SSB repetition comprises a S-Primary Synchronization Signal/S-Secondary Synchronization Signal (S-PSS/S- SSS) block and one or more S-Physical Broadcast Channel (S-PBCH) transmissions (Talarico et al shows FDM of S-SSS, S-PSS, and PSBCH and transmitting (paragraph 95)). (Claim 18 discloses) the one or more processors of claim 16, wherein the transmission comprises respective gaps between the plurality of S-SSB repetitions (Talarico et al shows the S-SSB has a gap between transmissions (paragraph 193)). Claim 19 discloses (the one or more processors of claim 18, wherein the respective gaps satisfy a regulatory Occupied Channel Bandwidth (OCB) requirement (Talarico et al shows meeting the OCB requirements (paragraph 85)). (Claim 20 discloses) the one or more processors of claim 16, wherein a number of the plurality of S-SSB repetitions is preconfigured (Talarico et al shows the S-SSB is preconfigured (paragraph 104)). (Claim 22 discloses) a user equipment (UE) comprising::a radio frequency transceiver; one or more processers; and memory storing instructions that, when executed by the one or more processers, cause the UE to perform operations comprising: identifying, based on information associated with a number of additional candidate SSB transmission opportunities, a plurality of sidelink synchronization signal block (S-SSB) transmission opportunities comprising an initial S-SSB transmission opportunity and one or more additional S-SSB transmission opportunities (Talarico et al shows multiple S-SSB occasions or opportunities in a window, (figure 11 and paragraph 114).); and transmitting a plurality of S-SSBs on a sidelink channel during the plurality of S- SSB transmission opportunities, the plurality of S-SSBs comprising an initial S-SSB and one or more additional S-SSBs (Talarico et al shows the ability to transmit multiple SSBs in a single window until success (paragraph 114)). (Claim 24 discloses) the UE of claim 22, wherein identifying the plurality of S-SSB transmission opportunities comprises: determining a number of the plurality of S-SSB transmission opportunities based on a subcarrier spacing of the sidelink channel, wherein the information associated with a number of the additional candidate SSB transmission opportunities is a number of the plurality of S-SSB transmission opportunities based on a predetermined number of candidate transmission opportunities (Talarico et al shows the window can be preconfigured (paragraph 114)). (Claim 25 discloses) the UE of claim 22, wherein causing the plurality of S-SSBs to be transmitted on the sidelink channel during the plurality of S-SSB transmission opportunities comprises: performing a channel access procedure to access the sidelink channel to perform the transmission (Talarico et al shows LBT is done before transmission (paragraphs 104-107)). (Claim 26 discloses) the UE of claim 25, wherein the channel access procedure is one of a Type 2A channel access procedure and a time duration of the plurality of transmission opportunities is at most 1 millisecond (1ms) (Talarico et al shows the use of Type2A and variable time duration (paragraphs 107 and 120-121)). Conclusion The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Chen et al (US PGPUB US20250193904 teaches floating sidelink synchronization signal block for time domain repetition. Yoshioka et al (US PGPUB US20250176044) teaches establishing a connection in device to device direct communication. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Brian J Gillis whose telephone number is (571)272-7952. The examiner can normally be reached M-F. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Nicholas Jensen can be reached at 571-270-5443. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /BRIAN J. GILLIS/Primary Examiner, Art Unit 2472
Read full office action

Prosecution Timeline

Oct 24, 2024
Application Filed
Sep 08, 2026
Non-Final Rejection mailed — §102 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12700978
DOPPLER SHIFT COMPENSATION
3y 9m to grant Granted Aug 04, 2026
Patent 12696307
Transmission Processing Method and Apparatus, and Electronic Device
3y 8m to grant Granted Jul 28, 2026
Patent 12677277
METHOD AND APPARATUS FOR AUTONOMOUS RELIABILITY ENHANCEMENTS IN MOBILE COMMUNICATIONS
2y 8m to grant Granted Jul 07, 2026
Patent 12666245
METHOD AND APPARATUS FOR SESSION RESTORATION
2y 4m to grant Granted Jun 23, 2026
Patent 12587904
SYSTEM AND METHOD FOR SELECTING NETWORK SLICES BASED ON NETWORK SLICE CONGESTION INFORMATION
3y 10m to grant Granted Mar 24, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

1-2
Expected OA Rounds
72%
Grant Probability
97%
With Interview (+25.0%)
3y 12m (~2y 0m remaining)
Median Time to Grant
Low
PTA Risk
Based on 275 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month