Prosecution Insights
Last updated: August 17, 2026
Application No. 18/863,200

IMAGING ELEMENT AND ELECTRONIC APPARATUS

Final Rejection §102
Filed
Nov 05, 2024
Priority
May 12, 2022 — JP 2022-078837 +1 more
Examiner
SPINKS, ANTOINETTE T
Art Unit
2639
Tech Center
2600 — Communications
Assignee
Sony Group Corporation
OA Round
2 (Final)
72%
Grant Probability
Favorable
3-4
OA Rounds
11m
Est. Remaining
92%
With Interview

Examiner Intelligence

Grants 72% — above average
72%
Career Allowance Rate
672 granted / 933 resolved
+10.0% vs TC avg
Strong +20% interview lift
Without
With
+20.2%
Interview Lift
resolved cases with interview
Typical timeline
2y 9m
Avg Prosecution
27 currently pending
Career history
963
Total Applications
across all art units

Statute-Specific Performance

§101
3.5%
-36.5% vs TC avg
§103
53.4%
+13.4% vs TC avg
§102
24.6%
-15.4% vs TC avg
§112
14.2%
-25.8% vs TC avg
Black line = Tech Center average estimate • Based on career data from 933 resolved cases

Office Action

§102
DETAILED ACTION Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Response to Amendment The amendment filed on April 30, 2026, in response to the previous Office Action (1/13/2026) is acknowledged and has been entered. Claims 1 – 8 are currently pending. Applicant’s amendment overcomes the following objections/rejections in the last Office Action: Objection to Specification Interpretation under 112(f) Response to Arguments Applicant's arguments filed April 30, 2026, have been fully considered but they are not persuasive. Applicant submits that Nishino does not describe “"the noise correction circuit includes: a first correction circuit configured to generate a first correction signal, wherein the first correction signal is superimposed on the reference signal to correct a first frequency band with respect to the noise of the pixel power supply ... a second correction circuit configured to generate a second correction signal, wherein the second correction signal is superimposed on the reference signal to correct a second frequency band for the noise of the pixel power supply," as recited in amended independent claim 1. (see Remarks, p. 9). Specifically, Nishino (1) does not generate separate or distinct correction signals; and (2) does not generate a first correction signal to adjust a gain of the DC component in the low-frequency region of the noise correction signal; and does not generate a second correction signal to adjust a leading or lagging phase in a high-frequency region. Examiner respectfully disagrees. In response to applicant's argument (1) that the references fail to show certain features of the invention, it is noted that the features upon which applicant relies (i.e., separate and distinct correction signals) are not recited in the rejected claim(s). Although the claims are interpreted in light of the specification, limitations from the specification are not read into the claims. See In re Van Geuns, 988 F.2d 1181, 26 USPQ2d 1057 (Fed. Cir. 1993). The claims only require generation of a first correction signal and a second correction signal, both of which are superimposed on the reference signal. Nishino reads on these limitations as currently written. In response to applicant's argument (2) that the references fail to show certain features of the invention, it is noted that the features upon which applicant relies (i.e., adjust gain in low-frequency region and adjust a leading or lagging phase in a high-frequency region) are not recited in the rejected claim(s). Although the claims are interpreted in light of the specification, limitations from the specification are not read into the claims. See In re Van Geuns, 988 F.2d 1181, 26 USPQ2d 1057 (Fed. Cir. 1993). The claims only require generation of a first correction signal to correct a first frequency band and a second correction signa to correct a second frequency band, both of which are superimposed on the reference signal. Nishino reads on these limitations as currently written. Claim Rejections - 35 USC § 102 In the event the determination of the status of the application as subject to AIA 35 U.S.C. 102 and 103 (or as subject to pre-AIA 35 U.S.C. 102 and 103) is incorrect, any correction of the statutory basis (i.e., changing from AIA to pre-AIA ) for the rejection will not be considered a new ground of rejection if the prior art relied upon, and the rationale supporting the rejection, would be the same under either status. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action: A person shall be entitled to a patent unless – (a)(1) the claimed invention was patented, described in a printed publication, or in public use, on sale, or otherwise available to the public before the effective filing date of the claimed invention. (a)(2) the claimed invention was described in a patent issued under section 151, or in an application for patent published or deemed published under section 122(b), in which the patent or application, as the case may be, names another inventor and was effectively filed before the effective filing date of the claimed invention. Claim(s) 1, 3 – 4 and 8 are rejected under 35 U.S.C. 102(a)(1) as being anticipated by Nishino (US 2019/0068902). Regarding claim 1, Nishino discloses, in at least figures 1 and 5, an imaging element (11) comprising: a pixel (21) configured to output a pixel signal based on incident light (¶46); a digital-analog conversion circuit (DAC 21 and 24) configured to generate a reference signal having an inclined waveform (ramp), wherein the inclined waveform linearly changes with a specific inclination as time elapses (¶53-54); an analog-digital conversion circuit (23, 24 and 25) that includes a comparator (25), wherein the comparator is configured to compare the pixel signal with the reference signal, and the analog-digital conversion circuit is configured to execute analog-digital conversion on the pixel signal (¶51, 54); and a noise correction circuit (22) configured to correct noise of a pixel power supply, the pixel power supply supplies power to the pixel by superimposition of the noise on the reference signal (¶58), the noise correction circuit includes: a first correction circuit (114) configured to generate a first correction signal, wherein the first correction signal is superimposed on the reference signal to correct a first frequency band with respect to the noise of the pixel power supply (¶98); and a second correction circuit (113/115) configured to generate a second correction signal, wherein the second correction signal is different in output polarity from the first correction signal, and the second correction signal is superimposed on the reference signal to correct a second frequency band for the noise of the pixel power supply (¶96, 102, 105). Regarding claim 3, Nishino discloses the limitations of claim 1. Nishino also teaches wherein each of the first correction circuit and the second correction circuit has a function to adjust frequency characteristics of the first correction signal and the second correction signal (¶96, 98, 102-105). Regarding claim 4, Nishino discloses the limitations of claim 1. Nishino also teaches wherein the noise correction circuit is further configured to correct noise of a power supply that supplies power to the comparator (fig. 1; ¶57-58). Claim 8 is rejected for the same reasons as claim 1. Nishino also teaches an electronic apparatus (901) (fig. 9; ¶202). Allowable Subject Matter Claims 2 and 5 – 7 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims. Conclusion THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a). A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any nonprovisional extension fee (37 CFR 1.17(a)) pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action. Contact Any inquiry concerning this communication or earlier communications from the examiner should be directed to ANTOINETTE SPINKS whose telephone number is (571)270-3749. The examiner can normally be reached M-Th 7am - 5pm EST. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Twyler Haskins can be reached at 571-272-7406. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /ANTOINETTE T SPINKS/ Primary Examiner, Art Unit 2639
Read full office action

Prosecution Timeline

Nov 05, 2024
Application Filed
Jan 13, 2026
Non-Final Rejection mailed — §102
Apr 30, 2026
Response Filed
Jul 16, 2026
Final Rejection mailed — §102 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12707142
IMAGING CONTROL APPARATUS, IMAGING CONTROL METHOD, AND IMAGING CONTROL PROGRAM
2y 5m to grant Granted Aug 11, 2026
Patent 12707168
IMAGE SENSOR HAVING NANO-PHOTONIC LENS ARRAY AND ELECTRONIC APPARATUS INCLUDING THE IMAGE SENSOR
1y 12m to grant Granted Aug 11, 2026
Patent 12707134
COUPLERS FOR IMAGE CAPTURE DEVICES AND ACCESSORIES
1y 10m to grant Granted Aug 11, 2026
Patent 12701316
Method for Displaying Preview Image in Zoom Shooting Scene and Electronic Device
2y 9m to grant Granted Aug 04, 2026
Patent 12701342
SOLID-STATE IMAGING ELEMENT AND ELECTRONIC EQUIPMENT INCLUDING SHARED PIXEL UNITS
2y 4m to grant Granted Aug 04, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

3-4
Expected OA Rounds
72%
Grant Probability
92%
With Interview (+20.2%)
2y 9m (~11m remaining)
Median Time to Grant
Moderate
PTA Risk
Based on 933 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month