Prosecution Insights
Last updated: July 17, 2026
Application No. 18/882,190

SEMICONDUCTOR DEVICE AND SEMICONDUCTOR SYSTEM INCLUDING THE SAME

Non-Final OA §102
Filed
Sep 11, 2024
Priority
Mar 18, 2024 — RE 10-2024-0037078
Examiner
CHANG, DANIEL D
Art Unit
2844
Tech Center
2800 — Semiconductors & Electrical Systems
Assignee
Samsung Electronics Co., Ltd.
OA Round
1 (Non-Final)
91%
Grant Probability
Favorable
1-2
OA Rounds
0m
Est. Remaining
95%
With Interview

Examiner Intelligence

Grants 91% — above average
91%
Career Allowance Rate
1118 granted / 1224 resolved
+23.3% vs TC avg
Minimal +4% lift
Without
With
+4.0%
Interview Lift
resolved cases with interview
Fast prosecutor
1y 9m
Avg Prosecution
19 currently pending
Career history
1231
Total Applications
across all art units

Statute-Specific Performance

§101
1.8%
-38.2% vs TC avg
§103
46.4%
+6.4% vs TC avg
§102
43.1%
+3.1% vs TC avg
§112
4.9%
-35.1% vs TC avg
Black line = Tech Center average estimate • Based on career data from 1224 resolved cases

Office Action

§102
Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Election/Restrictions Applicant’s election without traverse of Claims 1-10 in the reply filed on March 26, 2026 is acknowledged. It was noted that the claims were incorrectly grouped in the Restriction requirement mailed March 12, 2026. The proper designations are Group I (Claims 1-10), Group II (Claims 11-18), and Group III (Claims 19-20). Claims 11-20 are withdrawn from further consideration pursuant to 37 CFR 1.142(b) as being drawn to a nonelected invention, there being no allowable generic or linking claim. Election was made without traverse in the reply filed on . Remarks The Office has cited particular columns, line numbers, paragraph numbers, references, or figures in the references applied to the claims below for the convenience of the applicant. Although the specified citations are representative of the teachings of the art and are applied to specific limitations within the individual claim, other passages and figures may apply as well. It is respectfully requested from the applicant in preparing responses to fully consider the reference in entirety, as potentially teaching all or part of the claimed invention. See MPEP § 2141.02 and § 2123. Claim Rejections - 35 USC § 102 The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action: A person shall be entitled to a patent unless – (a)(1) the claimed invention was patented, described in a printed publication, or in public use, on sale, or otherwise available to the public before the effective filing date of the claimed invention. Claim(s) 1, 2, and 9 is/are rejected under 35 U.S.C. 102(a)(1) as being anticipated by Burns et al. (US 7,821,280 B2, hereinafter referred to as Burns). Regarding claim 1, Burns discloses a semiconductor device comprising (col. 3, lines 55+, Fig. 1); an amplifier circuit (optional scaling amplifier 210) biased by a reference current or a reference voltage and configured to amplify an input signal (“optional scaling amplifier 210 receives the selected sense signal 252 from multiplexer 208 and scales selected sense signal 252 according to the dynamic range of digitizer 212 to produce a scaled sense signal 260”, col. 5, ll. 55+; Figs. 2; Fig. 3); a process monitoring circuit (process monitor module 182) configured to output a control code signal to compensate a manufacturing process deviation of the semiconductor device (Abstract; col. 4, ll. 27+; Fig. 1 and Fig. 2); and a bias circuit (bias circuit 204) configured to receive the control code signal and to change the reference current or the reference voltage based on the control code signal (“Bias circuit 204 includes one or more current generators for generating one or more bias currents 218”, col. 4, ll. 45+; controller 114 generates one or more digital control signals 120 to adjust operational circuit parameters including bias currents, col. 4, ll. 10+). Regarding claim 2, Burns discloses the semiconductor device of claim 1, wherein the bias circuit comprises a variable resistor whose resistance value changes based on the control code signal to change the reference current or the reference voltage (“Bias circuit 204 includes one or more current generators for generating one or more bias currents 218”, col. 4, ll. 45+; controller 114 generates one or more digital control signals 120 to adjust operational circuit parameters including bias currents, col. 4, ll. 10+; current generators 304-307 in Fig. 3 and 510, 514, 518 in Fig. 5 use resistors in the reference paths that are effectively trimmed/adjusted via the digital control signals from the process monitor output). Regarding claim 9, Burns discloses the semiconductor device of claim 1, wherein the control code signal is a digital code signal (“process monitor module 182 produces one or more digital signals 164”, col. 4, ll. 6+, or codes representative of the one or more of sense signals 230, col. 4, ll. 51+). Allowable Subject Matter Claims 3-8 and 10 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims. Conclusion The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Gk et al. (US7388419 B2) discloses PVT variation detection and compensation circuit. Khan et al. (US7495465 B2) discloses variation detection and compensation circuit. Any inquiry concerning this communication or earlier communications from the examiner should be directed to DANIEL D CHANG whose telephone number is (571)272-1801. The examiner can normally be reached M-F 8-5 EST. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Alexander Taningco can be reached at 5712728048. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /DANIEL D CHANG/ Primary Examiner, Art Unit 2845
Read full office action

Prosecution Timeline

Sep 11, 2024
Application Filed
Apr 29, 2026
Non-Final Rejection mailed — §102
Jun 11, 2026
Interview Requested
Jun 18, 2026
Applicant Interview (Telephonic)
Jun 18, 2026
Examiner Interview Summary

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12684670
RESETTABLE LIGHTING SYSTEM AND METHOD
2y 3m to grant Granted Jul 14, 2026
Patent 12684672
MUSIC VISUALIZATION METHOD FOR LIGHT SHOW AND APPARATUS THEREOF
1y 11m to grant Granted Jul 14, 2026
Patent 12683612
GPIO CIRCUIT AND CHIP
1y 10m to grant Granted Jul 14, 2026
Patent 12677477
AREA-EFFICIENT FULLY DEPLETED SEMICONDUCTOR-ON-INSULATOR STRUCTURE WITH MIXED THRESHOLD VOLTAGE TRANSISTORS
2y 9m to grant Granted Jul 07, 2026
Patent 12671419
PROCESSING METHOD, ASYNCHRONOUS CIRCUIT, AND LOGIC CIRCUIT
1y 11m to grant Granted Jun 30, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

1-2
Expected OA Rounds
91%
Grant Probability
95%
With Interview (+4.0%)
1y 9m (~0m remaining)
Median Time to Grant
Low
PTA Risk
Based on 1224 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month