Prosecution Insights
Last updated: April 19, 2026
Application No. 18/901,982

TRANSMISSION DEVICE AND TRANSMISSION TRAINING METHOD

Non-Final OA §102
Filed
Sep 30, 2024
Examiner
MALEK, LEILA
Art Unit
2632
Tech Center
2600 — Communications
Assignee
Samsung Electronics Co., Ltd.
OA Round
1 (Non-Final)
79%
Grant Probability
Favorable
1-2
OA Rounds
2y 9m
To Grant
86%
With Interview

Examiner Intelligence

Grants 79% — above average
79%
Career Allow Rate
542 granted / 684 resolved
+17.2% vs TC avg
Moderate +7% lift
Without
With
+6.9%
Interview Lift
resolved cases with interview
Typical timeline
2y 9m
Avg Prosecution
25 currently pending
Career history
709
Total Applications
across all art units

Statute-Specific Performance

§101
8.7%
-31.3% vs TC avg
§103
45.5%
+5.5% vs TC avg
§102
16.5%
-23.5% vs TC avg
§112
20.3%
-19.7% vs TC avg
Black line = Tech Center average estimate • Based on career data from 684 resolved cases

Office Action

§102
DETAILED ACTION Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Priority Acknowledgment is made of applicant’s claim for foreign priority under 35 U.S.C. 119 (a)-(d). Information Disclosure Statement The information disclosure statements submitted on 09/30/2024 and 03/21/2025 have been considered and made of record by the examiner. Claim Rejections - 35 USC § 102 The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action: A person shall be entitled to a patent unless – (a)(1) the claimed invention was patented, described in a printed publication, or in public use, on sale, or otherwise available to the public before the effective filing date of the claimed invention. Claims 1-3 are rejected under 35 U.S.C. 102(a)(1) as being anticipated by Johnson et al. (hereinafter, referred to as Johnson) (US 2023/0063891). As to claim 1, Johnson discloses a device comprising: a transmission circuit (see Fig. 2, block 60 and paragraph 0042) configured to transmit first data in at least one slice, among a plurality of slices in the transmission circuit (see paragraphs 0004, 0015, 0016, and 0042), in a first bandwidth (see the abstract and paragraphs 0001, 0021, and 0045); a reception circuit (see Fig. 2, block 66) configured to receive second data corresponding to the first data (e.g. the “slice configuration” information, see paragraphs 0021 and 0050-0051); and a controller (see Fig. 2, block 66) configured to determine a first number of slices, among the plurality of slices (see paragraphs 0016-0017, 0020-0021, 0045, 0048, 0050, and 0060), for the first bandwidth (see the abstract and paragraphs 0001, 0021, and 0045) based on the first data (see paragraphs 0004, 0015-0017, 0052, and 0060) and the second data (see paragraphs 0016, 0048, 0050, 0060, and claim 10). In the rejection of claim 1 no patentable weight is given to the limitations cited in the preamble of claim 1. As to claim 2, Johnson discloses that the controller is further configured to determine a second number of slices, among the plurality of slices, for a second bandwidth greater than the first bandwidth, the second number of slices being equal to or greater than the first number of slices (see paragraphs 0020-0021 and 0060). As to claim 3, Johnson discloses that the controller is further configured to determine a second number of slices, among the plurality of slices, for a second bandwidth smaller than the first bandwidth, the second number of slices being equal to or lesser than the first number of slices (see paragraphs 0020-0021 and 0060). Allowable Subject Matter Claims 13-18 are allowed. The following is a statement of reasons for the indication of allowable subject matter: As to claim 13, a comprehensive search of prior art of record failed to show either alone or in combination a transmitting device comprising: a first transmission gate configured to: receive a first signal, and output the first signal to a first node based on a selection signal of a first level; a first N-channel MOSFET (NMOS) transistor comprising: a drain connected to the first node, a gate through which an inversion signal of the selection signal is input, and a source that is grounded; a first inverter configured to output a second signal by inverting a signal input through the first node; a first P-channel MOSFET (PMOS) transistor comprising: a source through which a first driving voltage is input, and a gate through which the second signal is input, the first PMOS transistor configured to be turned on based on the second signal of a second level to transmit data to a receiving device; a second transmission gate configured to: receive the first signal, and output the first signal to a second node based on a selection signal of the first level; a second PMOS transistor comprising: a drain connected to the second node, a gate through which the selection signal is input, and a source through which a second driving voltage is input; a second inverter configured to output a third signal by inverting a signal input through the second node; and a second NMOS transistor comprising: a source that is ground, and a gate through which the third signal is input, the second NMOS transistor configured to be turned on based on the third signal of the first level to transmit the data to the receiving device. Claims 19-20 are allowed. The following is a statement of reasons for the indication of allowable subject matter: As to claim 19, a comprehensive search of prior art of record failed to show either alone or in combination a transmission training method comprising: transmitting first data to a receiver by using at least one slice, among a plurality of slices, in a first bandwidth; receiving second data corresponding to the first data from the receiver; storing the first bandwidth and a number of slices used for transmission of the first data, based on a verification of the second data being successful; and increasing the number of slices used for transmission of the first data, based on the verification of the second data being unsuccessful. Claims 4-12 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims. Conclusion Any inquiry concerning this communication or earlier communications from the examiner should be directed to LEILA MALEK whose telephone number is (571)272-8731. The examiner can normally be reached Monday-Friday 8:30am-4:30pm. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Chieh Fan can be reached at 571-272-3042. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. LEILA . MALEK Examiner Art Unit 2632 /LEILA MALEK/Primary Examiner, Art Unit 2632
Read full office action

Prosecution Timeline

Sep 30, 2024
Application Filed
Feb 20, 2026
Non-Final Rejection — §102
Apr 08, 2026
Interview Requested

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12603801
SIGNAL PROCESSING METHOD AND DEVICE FOR A MEMORY SYSTEM INTERFACE CIRCUIT
2y 5m to grant Granted Apr 14, 2026
Patent 12597979
BEAM DETERMINING METHOD AND APPARATUS, AND STORAGE MEDIUM
2y 5m to grant Granted Apr 07, 2026
Patent 12597980
METHOD AND APPARATUS FOR DETECTING BEAM FAILURE
2y 5m to grant Granted Apr 07, 2026
Patent 12592741
Bias Point Selection Circuitry for Improved Linearity
2y 5m to grant Granted Mar 31, 2026
Patent 12580530
COMMUNICATION CIRCUIT INCLUDING AMPLIFIER MODULE, AND ELECTRONIC DEVICE COMPRISING SAME
2y 5m to grant Granted Mar 17, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

AI Strategy Recommendation

Get an AI-powered prosecution strategy using examiner precedents, rejection analysis, and claim mapping.
Powered by AI — typically takes 5-10 seconds

Prosecution Projections

1-2
Expected OA Rounds
79%
Grant Probability
86%
With Interview (+6.9%)
2y 9m
Median Time to Grant
Low
PTA Risk
Based on 684 resolved cases by this examiner. Grant probability derived from career allow rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month