Prosecution Insights
Last updated: April 19, 2026
Application No. 18/919,119

MEMORY DEVICE, STORAGE DEVICE, AND COMPUTING SYSTEM INCLUDING MEMORY DEVICE AND STORAGE DEVICE

Non-Final OA §102
Filed
Oct 17, 2024
Examiner
GUYTON, PHILIP A
Art Unit
2113
Tech Center
2100 — Computer Architecture & Software
Assignee
Samsung Electronics Co., Ltd.
OA Round
1 (Non-Final)
84%
Grant Probability
Favorable
1-2
OA Rounds
2y 9m
To Grant
92%
With Interview

Examiner Intelligence

Grants 84% — above average
84%
Career Allow Rate
666 granted / 795 resolved
+28.8% vs TC avg
Moderate +8% lift
Without
With
+8.2%
Interview Lift
resolved cases with interview
Typical timeline
2y 9m
Avg Prosecution
27 currently pending
Career history
822
Total Applications
across all art units

Statute-Specific Performance

§101
10.8%
-29.2% vs TC avg
§103
39.7%
-0.3% vs TC avg
§102
29.9%
-10.1% vs TC avg
§112
11.4%
-28.6% vs TC avg
Black line = Tech Center average estimate • Based on career data from 795 resolved cases

Office Action

§102
NON-FINAL OFFICE ACTION Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Claim Rejections - 35 USC § 102 The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action: A person shall be entitled to a patent unless – (a)(2) the claimed invention was described in a patent issued under section 151, or in an application for patent published or deemed published under section 122(b), in which the patent or application, as the case may be, names another inventor and was effectively filed before the effective filing date of the claimed invention. Claims 1-9 are rejected under 35 U.S.C. 102(a)(2) as being anticipated by U.S. Patent Pub. No. 2023/0016555 to Cheng et al. (hereinafter Cheng). Cheng discloses: 1. A computing system comprising: a host (para. [0062] and Fig. 1, host 200); a storage device comprising a nonvolatile memory storing user data and map data (para. [0040] and Fig. 1, solid state drive 100); a memory device comprising a buffer memory and a nonvolatile backup memory; (paras. [0053]-[0057] and Fig. 1, first memory space 21, second memory space 22, third memory space 23) and a bus connected to the host (Fig. 1, connection between host 200 and interface 28), the storage device and the memory device, wherein the host is configured to, based on power being turned on, identify whether a sudden power-off event has occurred in the storage device, and whether the sudden power-off event has occurred in the memory device (paras. [0040], [0078]). 2. The computing system of claim 1, wherein the host is configured to, based on the power being turned on, in response to identifying the sudden power-off event has occurred, request information about the storage device from the memory device (paras. [0066], [0082]-[0084]). 3. The computing system of claim 2, wherein the information about the storage device comprises addresses of a storage space, allocated by the host for the storage device, from among a total storage space of the buffer memory in the memory device (paras. [0066], [0073]). 4. The computing system of claim 2, wherein the host is configured to, based on the power being turned on, in response to identifying the sudden power-off event has occurred, send the information about the storage device from the memory device to the storage device (paras. [0095]-[0096]). 5. The computing system of claim 4, wherein the storage device is configured to request data from the memory device, based on the information about the storage device from the host (paras. [0124]-[0126]). 6. The computing system of claim 5, wherein the storage device is configured to update the map data stored in the nonvolatile memory by using the data from the memory device (paras. [0124]-[0126]). 7. The computing system of claim 2, wherein the storage device is configured to, in response to a typical power-up, send the map data stored in the nonvolatile memory to the memory device, and wherein the memory device is configured to store the map data from the storage device in the buffer memory (para. [0094]). 8. The computing system of claim 7, wherein the memory device is configured to, in response to the sudden power-off event occurring, store the map data present in the buffer memory in the nonvolatile backup memory (para. [0066]). 9. The computing system of claim 8, wherein the memory device is configured to, based on the power being turned on, in response to identifying the sudden power-off event has occurred, load the map data stored in the nonvolatile backup memory onto the buffer memory based on the information about the storage device (paras. [0066], [0073]). Conclusion Any inquiry concerning this communication or earlier communications from the examiner should be directed to Philip Guyton whose telephone number is (571)272-3807. The examiner can normally be reached M-F 8:00-4:30. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Bryce Bonzo can be reached at (571)272-3655. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /PHILIP GUYTON/Primary Examiner, Art Unit 2113
Read full office action

Prosecution Timeline

Oct 17, 2024
Application Filed
Dec 23, 2025
Non-Final Rejection — §102
Mar 10, 2026
Applicant Interview (Telephonic)
Mar 10, 2026
Examiner Interview Summary

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12596604
SYSTEMS AND METHODS FOR DATA MANAGEMENT
2y 5m to grant Granted Apr 07, 2026
Patent 12596600
VERIFYING PROCESSING LOGIC OF A GRAPHICS PROCESSING UNIT
2y 5m to grant Granted Apr 07, 2026
Patent 12579038
METHOD AND APPARATUS FOR BACKING UP GLOBAL MEMORY
2y 5m to grant Granted Mar 17, 2026
Patent 12572404
DETECTING AND RECOVERING FROM TIMEOUTS IN SCALABLE MESH NETWORKS IN PROCESSOR-BASED DEVICES
2y 5m to grant Granted Mar 10, 2026
Patent 12554571
ERROR CAUSE ESTIMATION DEVICE AND ESTIMATION METHOD
2y 5m to grant Granted Feb 17, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

AI Strategy Recommendation

Get an AI-powered prosecution strategy using examiner precedents, rejection analysis, and claim mapping.
Powered by AI — typically takes 5-10 seconds

Prosecution Projections

1-2
Expected OA Rounds
84%
Grant Probability
92%
With Interview (+8.2%)
2y 9m
Median Time to Grant
Low
PTA Risk
Based on 795 resolved cases by this examiner. Grant probability derived from career allow rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month