Prosecution Insights
Last updated: May 29, 2026
Application No. 18/923,804

DATA TRANSFER CARTRIDGE

Non-Final OA §103
Filed
Oct 23, 2024
Priority
Oct 23, 2023 — provisional 63/592,217
Examiner
FRANKLIN, RICHARD B
Art Unit
2181
Tech Center
2100 — Computer Architecture & Software
Assignee
Iti Engineering LLC
OA Round
1 (Non-Final)
83%
Grant Probability
Favorable
1-2
OA Rounds
10m
Est. Remaining
84%
With Interview

Examiner Intelligence

Grants 83% — above average
83%
Career Allowance Rate
533 granted / 640 resolved
+28.3% vs TC avg
Minimal +1% lift
Without
With
+1.2%
Interview Lift
resolved cases with interview
Typical timeline
2y 5m
Avg Prosecution
11 currently pending
Career history
656
Total Applications
across all art units

Statute-Specific Performance

§101
4.2%
-35.8% vs TC avg
§103
71.4%
+31.4% vs TC avg
§102
12.8%
-27.2% vs TC avg
§112
6.7%
-33.3% vs TC avg
Black line = Tech Center average estimate • Based on career data from 640 resolved cases

Office Action

§103
DETAILED ACTION The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Claims 1 – 20 are pending. Claim Rejections - 35 USC § 103 The following is a quotation of 35 U.S.C. 103 which forms the basis for all obviousness rejections set forth in this Office action: A patent for a claimed invention may not be obtained, notwithstanding that the claimed invention is not identically disclosed as set forth in section 102, if the differences between the claimed invention and the prior art are such that the claimed invention as a whole would have been obvious before the effective filing date of the claimed invention to a person having ordinary skill in the art to which the claimed invention pertains. Patentability shall not be negated by the manner in which the invention was made. Claim(s) 1 – 3, 5 – 7, 13, 15, and 16 is/are rejected under 35 U.S.C. 103 as being unpatentable over US Patent No. 10,289,588 (hereinafter Chu) in view of US Patent No. 10,255,215 (hereinafter Breakstone). As per claim 1, Chu teaches a system for transferring data comprising: a plurality of signal traces (Chu; Figure 4 – connections between devices); a first connector (Chu; Figures 1 – 6 Item 102) in electrical connection with the plurality of signal traces; a second connector (Chu; Figures 1 – 3 Item 104) in electrical connection with a first portion of the plurality of signal traces (Chu; Figures 4 – 6 “X2”); a third connector (Chu; Figures 1 – 3 Item 104) in electrical connection with a second portion of the plurality of signals traces (Chu; Figures 4 – 6 “X2”); a switch (Chu; Figures 3 – 6 Item 106) adapted to receive at least one control signal from the first connector (Chu; Figures 4 – 6 “SEL”), to receive an input data channel from the first connector (Chu; Figures 4 – 6 Item 108), and to provide a plurality of output data channels (Chu; Figures 4 – 6 “X2”). Chu does not teach a reset control module adapted to receive a first one of the plurality of output data channels from the switch and provide a first reset signal to the second connector and a second reset signal to the third connector. However, Breakstone teaches a multi-disk storage system which includes a reset control module (Breakstone; Figure 6 Items 620 and 621) adapted to receive a first one of the plurality of output data channels (Breakstone; Figure 6 Item 633) from the switch (Breakstone; Figure 6 Item 612) and provide a first reset signal to the second connector and a second reset signal to the third connector (Breakstone; Col 19 Lines 1 – 28). Therefore, it would have been obvious to one of ordinary skill in the art before the effective filing date of the claimed invention to have modified the teachings of Chu to include the reset control module because doing so allows for correcting or eliminating errors or problems (Breakstone; Col 1 Lines 1 – 3). As per claim 2, Chu also teaches wherein the first portion of the plurality of signal traces implements at least a first lane of a PCIe interface and wherein the second portion of the plurality of signal traces implements at least a second lane of the PCIe interface (Chu; Figures 4 – 6 Item 116). As per claim 3, Breakstone also teaches wherein the first portion of the plurality of signal traces comprises a first four lanes (Breakstone; Figure 6 Item 641) of a PCIe interface and the second portion of the plurality of signal traces comprises a second four lanes of the PCIe interface (Breakstone; Figure 6 Item 641). As per claim 5, Chu teaches wherein the value of the at least one control signal selects which of the plurality of output data channels is in electrical communication with the input data channel (Chu; Figures 4 – 6 “SEL,” Col 5 Lines 12 – 14). As per claims 6 and 15, Chu also teaches wherein the switch is adapted to provide a second output data channel (Chu; Figures 4 – 6 “X2”) to the second connector and to provide a third output data channel (Chu; Figures 4 – 6 “X2”) to the third connector. As per claim 7, Chu also teaches an EEPROM (Chu; Col 3 Lines 32 – 37) and wherein the switch is adapted to provide a fourth output data channel to the EEPROM. As per claims 8 and 16, Breakstone also teaches wherein the reset control module is further adapted to provide a first power disable signal to the second connector and a second power disable signal to the third connector (Breakstone; Col 19 Lines 16 – 28). As per claim 13, Chu teaches a system for transferring data comprising: a plurality of signal traces (Chu; Figure 4 – connections between devices); a first connector (Chu; Figures 1 – 6 Item 102) in electrical connection with a first lane of a PCIe interface and a second lane of the PCIe interface; a second connector (Chu; Figures 1 – 3 Item 104) in electrical connection with the first lane of the PCIe interface (Chu; Figures 4 – 6 “X2”); a third connector (Chu; Figures 1 – 3 Item 104) in electrical connection with the second lane of the PCIe interface (Chu; Figures 4 – 6 “X2”); a switch (Chu; Figures 3 – 6 Item 106) adapted to receive at least one control signal from the first connector (Chu; Figures 4 – 6 “SEL”), to receive an input data channel (Chu; Figures 4 – 6 Item 108), and to provide a plurality of output data channels (Chu; Figures 4 – 6 “X2”). Chu does not teach a reset control module adapted to receive a first one of the plurality of output data channels from the switch and provide a first reset signal to the second connector and a second reset signal to the third connector. However, Breakstone teaches a multi-disk storage system which includes a reset control module (Breakstone; Figure 6 Items 620 and 621) adapted to receive a first one of the plurality of output data channels (Breakstone; Figure 6 Item 633) from the switch (Breakstone; Figure 6 Item 612) and provide a first reset signal to the second connector and a second reset signal to the third connector (Breakstone; Col 19 Lines 1 – 28). Therefore, it would have been obvious to one of ordinary skill in the art before the effective filing date of the claimed invention to have modified the teachings of Chu to include the reset control module because doing so allows for correcting or eliminating errors or problems (Breakstone; Col 1 Lines 1 – 3). Claim(s) 4 and 14 is/are rejected under 35 U.S.C. 103 as being unpatentable over US Patent No. 10,289,588 (hereinafter Chu) in view of US Patent No. 10,255,215 (hereinafter Breakstone), and further in view of US Patent No. 10,055,379 (hereinafter Shin). As per claims 4 and 14, Chu in combination with Breakstone teaches the invention as described per claims 1 and 13 (see rejections of claims 1 and 13 above). Chu in combination with Breakstone does not teach a buffer adapted to receive a reference clock signal from the first connector, to provide a first clock signal to the second connector, and to provide a second clock signal to the third connector. However, Shin teaches a multi-disk storage system which includes a buffer (Shin; Figure 7 Item 710) adapted to receive a reference clock signal (Shin; Figure 7 “100MHz PCIe RefClk”) from the first connector (Shin; Figure 7 Item 310), to provide a first clock signal (Shin; Figure 7 “PCIe RefClk”) to the second connector (Shin; Figure 7 Item 401), and to provide a second clock signal (Shin; Figure 7 “100MHz PCIe RefClk”) to the third connector (Shin; Figure 7 Item 404). Therefore, it would have been obvious to one of ordinary skill in the art before the effective filing date of the claimed invention to have modified the teachings of Chu in combination with Breakstone to include the clock buffer because doing so allows for splitting the clock signal delivered from the host device (Shin; Col 7 Line 55 – Col 8 Line 3). Claim(s) 12 is/are rejected under 35 U.S.C. 103 as being unpatentable over US Patent No. 10,289,588 (hereinafter Chu) in view of US Patent No. 10,255,215 (hereinafter Breakstone), and further in view of US Patent No. 10,765,038 (hereinafter Leigh). As per claim 12, Chu in combination with Breakstone teaches the invention as described per claim 1 (see rejection of claim 1 above). Chu in combination with Breakstone does not teach wherein the system complies with VPX standards. However, Leigh teaches a disk storage system which complies with VPX standards (Leigh; Col 5 Lines 39 – 51). Therefore, it would have been obvious to one of ordinary skill in the art before the effective filing date of the claimed invention to have modified the teachings of Chu in combination with Breakstone to include the VPX standards because doing so allows for taking advantage of a convenient form factor (Leigh; Col 5 Lines 39 – 51). Allowable Subject Matter Claims 9 – 11 and 17 – 19 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims. Claim 20 is allowable. The following is a statement of reasons for the indication of allowable subject matter: Claims 9 – 11 and 17 – 19 would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims because the prior art of record fails to teach or suggest alone or in combination wherein the reset control module is adapted to perform a first reset sequence comprising the steps of transitioning the first power disable signal from high to low prior to transitioning the first reset signal from low to high, as required by dependent claims 9 and 17, in combination with the other claimed limitations (emphasis added). The prior art of record teaches resetting a device by sending a reset signal to a connector of the device, but does not teach the specific sequence of signal transitions required by dependent claims 9 and 17. Claims 10, 11, 18, and 19 would also be allowable because of their dependence, either directly or indirectly, upon one of allowable dependent claims 9 or 17. Claim 20 is allowable because the prior art of record fails to teach or suggest alone or in combination a reset control module adapted to receive a third output data channel from the switch, provide a first reset signal to the second connector, provide a second reset signal to the third connector, provide a first power disable signal to the second connector, provide a second power disable signal to the third connector, perform a first reset sequence comprising the steps of transitioning the first power disable signal from high to low prior to transitioning the first reset signal from low to high, perform a second reset sequence comprising the steps of transitioning the second power disable signal from high to low prior to transitioning the second reset signal from low to high, and to not transition the first power disable signal from high to low simultaneously with transitioning the second power disable signal from high to low, as required by independent claim 20, in combination with the other claimed limitations (emphasis added). The prior art of record teaches resetting a device by sending a reset signal from a reset control module to a connector of the device, but does not teach the specific sequence of signal transitions required by independent claim 20. Conclusion Any inquiry concerning this communication or earlier communications from the examiner should be directed to RICHARD B FRANKLIN whose telephone number is (571)272-0669. The examiner can normally be reached M-F 8:30am-5pm. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Idriss Alrobaye can be reached at (571) 270-1023. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /RICHARD B FRANKLIN/ Examiner, Art Unit 2181
Read full office action

Prosecution Timeline

Oct 23, 2024
Application Filed
Mar 27, 2026
Non-Final Rejection mailed — §103
Apr 14, 2026
Response Filed

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12632405
NOVEL SSD ARCHITECTURE FOR FPGA BASED ACCELERATION
2y 5m to grant Granted May 19, 2026
Patent 12632399
MEMORY CONTROLLER WITH A PLURALITY OF COMMAND SUB-QUEUES AND CORRESPONDING ARBITERS
1y 10m to grant Granted May 19, 2026
Patent 12625834
ANALOG CIRCUIT
2y 5m to grant Granted May 12, 2026
Patent 12608160
METHOD AND APPARATUS FOR MERGING INSTRUCTIONS TO BE PROCESSED, AND NON-TRANSIENT COMPUTER-READABLE STORAGE MEDIUM
2y 3m to grant Granted Apr 21, 2026
Patent 12602336
ACCELERATOR SYSTEM AND METHOD TO EXECUTE DEPTHWISE SEPARABLE CONVOLUTION
2y 5m to grant Granted Apr 14, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

1-2
Expected OA Rounds
83%
Grant Probability
84%
With Interview (+1.2%)
2y 5m (~10m remaining)
Median Time to Grant
Low
PTA Risk
Based on 640 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month