DETAILED ACTION
Notice of Pre-AIA or AIA Status
The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA .
Claim Rejections - 35 USC § 102
In the event the determination of the status of the application as subject to AIA 35 U.S.C. 102 and 103 (or as subject to pre-AIA 35 U.S.C. 102 and 103) is incorrect, any correction of the statutory basis (i.e., changing from AIA to pre-AIA ) for the rejection will not be considered a new ground of rejection if the prior art relied upon, and the rationale supporting the rejection, would be the same under either status.
The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:
A person shall be entitled to a patent unless –
(a)(1) the claimed invention was patented, described in a printed publication, or in public use, on sale, or otherwise available to the public before the effective filing date of the claimed invention.
Claim(s) 1-2 and 15-16 is/are rejected under 35 U.S.C. 102(a)(1) as being anticipated by Shin et al. (US 2022/0068356).
With respect to claim 1,
Figures 2 and 12 of Shin disclose an electronic device comprising:
a transmitter (45a) configured to transmit a transmission signal (DS12) to an external electronic device (101) through a pad (49a);
a first receiver (47a of Figure 2 [530 of Figure 12]) configured to receive a reception signal (DS11 or MLDAT) from the external electronic device (101) through the pad (49a);
a second receiver (520 of Figure 12) configured to receive the reception signal (MLDAT) from the external electronic device through the pad (49a); and
an output circuit (550 of Figure 12) configured to determine data included in the reception signal, based on an output of the first receiver and an output of the second receiver (Paragraph 121).
With respect to claim 2,
Shin further teaches wherein the first receiver is configured to output a logic high indicating a low level or a logic low indicating a middle level and a high level based on the reception signal, and wherein the second receiver is configured to output a logic high indicating the high level and the middle level or a logic low indicating the low level based on the reception signal (see Figure 13).
With respect to claim 15,
Shin further teaches wherein the output circuit is configured to: receive a first bit from the first receiver; receive a second bit from the second receiver; and determine the data based on a pattern of the first bit and the second bit (Paragraph 121).
With respect to claim 16,
Figures 2 and 12 of Shin disclose an operating method of an electronic device which includes a first receiver and a second receiver and is configured to communicate with an external electronic device, the method comprising:
receiving a signal (MLDAT) from the external electronic device (45a of Figure 2);
comparing, at the first receiver (530), the received signal (MLDAT) with a first reference voltage (VREF3);
comparing, at the second receiver (520), the received signal (MLDAT) with a second reference voltage (VREF2); and
determining whether data of the received signal correspond to a high level, a low level, or a middle level, based on a comparison result of the first receiver and a comparison result of the second receiver (see Figure 13).
Allowable Subject Matter
Claims 3-14 and 17-19 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.
Claim 20 appears to comprise allowable subject matter.
Conclusion
Prior Art not relied upon: Please refer to the references listed in attached PTO-892, which are not relied upon for the claim rejection, since these references are pertinent to the disclosure.
Any inquiry concerning this communication or earlier communications from the examiner should be directed to Jany Richardson whose telephone number is (571)270-5074. The examiner can normally be reached Monday - Friday, 7:00am to 3:00pm.
Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice.
If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Alexander Taningco can be reached at (571) 272-8048. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.
Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.
/JANY RICHARDSON/Primary Examiner, Art Unit 2845