Prosecution Insights
Last updated: October 02, 2026
Application No. 18/933,200

METHODS AND APPARATUS FOR INFORMATION AND DATA TRANSMISSION

Non-Final OA §101§103
Filed
Oct 31, 2024
Priority
Nov 01, 2022 — continuation of PCTCN2022129016
Examiner
CHAUDRY, MUJTABA M
Art Unit
Tech Center
Assignee
ZTE Corporation
OA Round
1 (Non-Final)
84%
Grant Probability
Favorable
1-2
OA Rounds
8m
Est. Remaining
88%
With Interview

Examiner Intelligence

Grants 84% — above average
84%
Career Allowance Rate
712 granted / 843 resolved
+24.5% vs TC avg
Minimal +4% lift
Without
With
+3.9%
Interview Lift
resolved cases with interview
Typical timeline
2y 7m
Avg Prosecution
15 currently pending
Career history
872
Total Applications
across all art units

Statute-Specific Performance

§101
9.7%
-30.3% vs TC avg
§103
25.7%
-14.3% vs TC avg
§102
5.1%
-34.9% vs TC avg
§112
39.4%
-0.6% vs TC avg
Black line = Tech Center average estimate • Based on career data from 843 resolved cases

Office Action

§101 §103
DETAILED ACTION Application filed 10/31/2024 has been examined. The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Claims 1-20 are pending. Specification and drawings are accepted. IDSs have been considered. PTO-1449s are attached. Application is pending. Claim Rejections - 35 USC § 101 35 U.S.C. 101 reads as follows: Whoever invents or discovers any new and useful process, machine, manufacture, or composition of matter, or any new and useful improvement thereof, may obtain a patent therefore, subject to the conditions and requirements of this title. Claims 1-20 are rejected under 35 U.S.C. 101 because the claimed invention is directed to abstract idea without significantly more. A method for digital communication, comprising: determining, by a first node, an output bit sequence having E bits based on an input bit sequence having K bits, wherein the output bit sequence is determined by performing a polar transform with H components and a pre-transform, wherein the polar transform is based on H polar matrices GN0,GN1,⋯,GNH-1, wherein E, K, H are integers greater than 1, wherein a polar matrix GNi is of size Ni, and wherein at least two of the H polar matrices have different sizes; and transmitting, by the first node, a signal including the output bit sequence to a second node. Claim 1 is directed to a method for a digital communication system. Under prong 1 of the Alice/Mayo framework, the claim falls in a statutory category of a method or process. Further analysis of the claim under prong 2, the claim is determined to be directed to an abstract idea without significantly more. The claim language is directed towards determining output bit sequence E from K input bits by way of polar transformation. This part of the claim recites general data computation and manipulation which is considered to be abstract and mathematical in nature. The computation of coefficients can be done on pen and paper or mentally since there are just data that is being computed or manipulated. Therefore these limitations are abstract and this judicial exception is not integrated into a practical application with significantly more. The last limitation in the claim states to transmit the signal to a second node from a first node. For example, this can be done manually by delivering the paper that has the output sequence generated to a second location. There are no additional elements that are sufficient to amount to significantly more than the judicial exception that are not well-known routine and conventional. Independent claims 11 is rejected for similar reasons. Independent claim 16 is directed towards an apparatus for a communication network with at least one processor which is considered to be well-known, routine and conventions and is rejected for similar reasons. Respective dependent claims do not recite anything significantly more than the abstract ideas and therefore are rejected as well. Corrections are requested. Claim Rejections - 35 USC § 103 In the event the determination of the status of the application as subject to AIA 35 U.S.C. 102 and 103 (or as subject to pre-AIA 35 U.S.C. 102 and 103) is incorrect, any correction of the statutory basis (i.e., changing from AIA to pre-AIA ) for the rejection will not be considered a new ground of rejection if the prior art relied upon, and the rationale supporting the rejection, would be the same under either status. The following is a quotation of 35 U.S.C. 103 which forms the basis for all obviousness rejections set forth in this Office action: A patent for a claimed invention may not be obtained, notwithstanding that the claimed invention is not identically disclosed as set forth in section 102, if the differences between the claimed invention and the prior art are such that the claimed invention as a whole would have been obvious before the effective filing date of the claimed invention to a person having ordinary skill in the art to which the claimed invention pertains. Patentability shall not be negated by the manner in which the invention was made. The factual inquiries for establishing a background for determining obviousness under 35 U.S.C. 103 are summarized as follows: 1. Determining the scope and contents of the prior art. 2. Ascertaining the differences between the prior art and the claims at issue. 3. Resolving the level of ordinary skill in the pertinent art. 4. Considering objective evidence present in the application indicating obviousness or nonobviousness. Claim(s) 1-20 are rejected under 35 U.S.C. 103 as being unpatentable over Hamelin et al. USPAP 20210297094A1 (herein: D1) in view of Ye at al. USPAP 20190207710A1 (herein: D2). PNG media_image1.png 546 890 media_image1.png Greyscale As per claim 1, D1 substantially teaches (i.e., title and abstract) a method for digital communication, comprising: determining, by a first node, an output bit sequence having E bits based on an input bit sequence having K bits (i.e., Figure 8, PAC code encoder and paragraphs 0074-0075), wherein the output bit sequence is determined by performing a polar transform with H components and a pre-transform (i.e., Figure 8 rate profiler 802 and convolutional encoder 812 and paragraphs 0074-0081), wherein E, K, H are integers greater than 1, wherein a polar matrix GNi is of size Ni, and wherein at least two of the H polar matrices have different sizes (i.e., Figure 8, E, K, H are all greater than 1 and the polar matrices have difference sizes as shown in Figure 1, paragraphs 0037-0038, 0074-0081); and transmitting, by the first node, a signal including the output bit sequence to a second node (i.e., Figure 8, channel 804 and paragraph 0075). D1 does not explicitly teach the polar transform is based on H polar matrices GN0, GN1,⋯,GNH-1 as stated in the present application. However D1 substantially teaches (i.e., abstract) selecting a protograph sub-matrix from a family of protograph matrices based on one or more of an initial code rate, an information block size, a maximum retransmission count or a maximum number of redundancy versions, wherein the selected protograph sub-matrix supports HARQ-IR. A parity check matrix may be determined based on the selected protograph sub-matrix. One or more data blocks may be encoded using LDPC based on the parity check matrix and the LDPC encoded data block may be transmitted to an LDPC HARQ-IR configured receiver. Particularly, D2 teaches (i.e., Figure 13 and paragraph 0145) a polar transform based on H polar matrices GN. Therefore it would have been obvious to one having ordinary skill in the art before the effective filing date of the application to combine the teachings of D2 with those of D1 to render the claims of the present application. It would have been obvious to one having ordinary skill because one having ordinary skill would have recognized that by H polar matrices for the polar transform would have improved the encoding and decoding process. As per claim 2, D1 substantially teaches, in view of above rejections, wherein at least two of the H polar matrices have sizes greater than 2 (i.e., Figure 1, reference numbers 102 and 104). As per claim 3, D1 substantially teaches, in view of above rejections, wherein each of N0, N1, ..., NH-1 is an integer being a power of 2 (i.e., Figure 1, reference numbers 102 and 104 both matrices are an integer power of 2; namely 4 and 8). As per claim 4, D1 substantially teaches, in view of above rejections, wherein the output bit sequence is determined by further performing a repetition operation, wherein an input of the repetition operation is based on the input bit sequence (i.e., Figure 8, paragraphs 0053, 0074-0081). As per claim 5, D1 substantially teaches, in view of above rejections, obtaining, by the first node, a repetition input bit sequence; and determining, by the first node, H component repetition output bit sequences c(0), c(1), ..., c(H-1) based on at least one of: 1) a length list (K0, K1, ..., KH-1), wherein Ki indicating the length of c(i) or 2) a repetition index list (R(0), R(1), ..., R(H-1) ), wherein c(i)=c0(i),c1(i),⋯,cKi-1(i) and Ki is a positive integer (i.e., Figure 8, rate profiler 1202 and paragraphs 0074-0095). As per claim 6, D1 substantially teaches, in view of above rejections, wherein at least two of the H component repetition output bit sequences share at least one common element (i.e., Figure 12, rate profiler 1202 and paragraphs 0074-0085; Figure 1 reference numbers 102, 104). As per claim 7, D1 substantially teaches, in view of above rejections, wherein at least one of the H component repetition output bit sequences c(0), c(1), ..., c(H-1) has a length equal to the length of the input bit sequence (i.e., Figure 8, inputs d0-d4 and outputs of 816 and 818 are equal and paragraphs 0074-0085). As per claim 8, D1 substantially teaches, in view of above rejections, wherein at least two of the H component repetition output bit sequences c(i) and c(j) are determined based on at least one same bit in the input bit sequence (i.e., Figure 8, inputs d0-d4 and outputs of 816 and 818 and paragraphs 0074-0085). As per claim 9, D1 substantially teaches, in view of above rejections, wherein at least two of the H component repetition output bit sequences c(i) and c(j) comprise matching sub-sequences generated based on the input bit sequence (i.e., Figure 8, inputs d0-d4 and outputs of 816 and 818 and paragraphs 0074-0085). As per claim 10, D1 substantially teaches, in view of above rejections, wherein at least one element R(i) in the repetition index list (R(0), R(1), ..., R(H-1) ) is equal to a first-type integer set ZK = {0, 1, 2, ..., K-1}, wherein the first-type integer set ZK = {0, 1, 2, ..., K-1} comprises all non-negative integers smaller than K (i.e., Figure 8, inputs d0-d4 and outputs of 816 and 818; Figure 1 and paragraphs 0074-0085). PNG media_image1.png 546 890 media_image1.png Greyscale As per claim 11, D1 substantially teaches (i.e., title and abstract) a method for digital communication, comprising: receiving, by a second node (i.e., Figure 8, PAC code decoder 820), a signal including an output bit sequence having E bits from a first node (i.e., Figure 8, signal from channel 804); and determining, by the second node, an input bit sequence having K bits based on the signal (i.e., Figure 8, PAC code decoder 820, data extractor 806 and paragraphs 0074-0095), wherein the output bit sequence is determined by performing a polar transform with H components and a pre-transform (i.e., Figure 8 rate profiler 802 and convolutional encoder 812 and paragraphs 0074-0081) wherein E, K, H are integers greater than 1, and wherein a polar matrix GNi is of size Ni (i.e., Figure 8, E, K, H are all greater than 1 and the polar matrices have difference sizes as shown in Figure 1, paragraphs 0037-0038, 0074-0081). D1 does not explicitly teach the polar transform is based on H polar matrices GN0, GN1,⋯,GNH-1 as stated in the present application. However D1 substantially teaches (i.e., abstract) selecting a protograph sub-matrix from a family of protograph matrices based on one or more of an initial code rate, an information block size, a maximum retransmission count or a maximum number of redundancy versions, wherein the selected protograph sub-matrix supports HARQ-IR. A parity check matrix may be determined based on the selected protograph sub-matrix. One or more data blocks may be encoded using LDPC based on the parity check matrix and the LDPC encoded data block may be transmitted to an LDPC HARQ-IR configured receiver. Particularly, D2 teaches (i.e., Figure 13 and paragraph 0145) a polar transform based on H polar matrices GN. Therefore it would have been obvious to one having ordinary skill in the art before the effective filing date of the application to combine the teachings of D2 with those of D1 to render the claims of the present application. It would have been obvious to one having ordinary skill because one having ordinary skill would have recognized that by H polar matrices for the polar transform would have improved the encoding and decoding process. As per claim 12, D1 substantially teaches, in view of above rejections, wherein the output bit sequence is determined by further performing a rate profile operation, wherein the input of the rate profile operation is based on the input bit sequence (i.e., Figure 8, rate profiler 802 and paragraphs 0074-0095). As per claim 13, D1 substantially teaches, in view of above rejections, wherein the rate profile operation is performed on the input bit sequence c = [c0, c1, ..., cK-1] using a first data bit index set Q = {Q0, Q1, ..., QK-1}to obtain a repetition rate profile output bit sequence v' = [v'0, v'1, ..., v'N-1] (i.e., Figure 8, rate profiler 802 and paragraphs 0074-0095). As per claim 14, D1 substantially teaches, in view of above rejections, wherein the output bit sequence is determined by further performing a repetition operation, wherein the repetition operation comprises: determining, by the first node, H component repetition output bit sequences c(0), c(1), ..., c(H-1) based on the repetition rate profile output bit sequence v' = [v'0, v'1, ..., v'N-1] by at least one of: 1) a length list (K0, K1, ..., KH-1), wherein Ki indicating the length of c(i) or 2) the first data bit index set Q = {Q0, Q1, ..., QK-1}, wherein c(i)=c0(i),c1(i),⋯,cKi-1(i) (i.e., Figure 8, rate profiler 1202 and paragraphs 0074-0095). As per claim 15, D1 substantially teaches, in view of above rejections, wherein the rate profile operation is performed with H components (i.e., Figure 8, reference numbers 816 and 818 and paragraphs 0074-0095). PNG media_image1.png 546 890 media_image1.png Greyscale As per claim 16, D1 substantially teaches (i.e., title and abstract) an apparatus for communication network, comprising at least one processor (i.e., Figure 8 and paragraph 0007) configured to cause the apparatus to: determine an output bit sequence having E bits based on an input bit sequence having K bits (i.e., Figure 8, PAC code encoder and paragraphs 0074-0075), wherein the output bit sequence is determined by performing a polar transform with H components and a pre-transform (i.e., Figure 8 rate profiler 802 and convolutional encoder 812 and paragraphs 0074-0081) wherein E, K, H are integers greater than 1, wherein a polar matrix GNi is of size Ni, and wherein at least two of the H polar matrices have different sizes (i.e., Figure 8, E, K, H are all greater than 1 and the polar matrices have difference sizes as shown in Figure 1, paragraphs 0037-0038, 0074-0081); and transmit a signal including the output bit sequence to a second node (i.e., Figure 8, channel 804 and paragraph 0075). D1 does not explicitly teach the polar transform is based on H polar matrices GN0, GN1,⋯,GNH-1 as stated in the present application. However D1 substantially teaches (i.e., abstract) selecting a protograph sub-matrix from a family of protograph matrices based on one or more of an initial code rate, an information block size, a maximum retransmission count or a maximum number of redundancy versions, wherein the selected protograph sub-matrix supports HARQ-IR. A parity check matrix may be determined based on the selected protograph sub-matrix. One or more data blocks may be encoded using LDPC based on the parity check matrix and the LDPC encoded data block may be transmitted to an LDPC HARQ-IR configured receiver. Particularly, D2 teaches (i.e., Figure 13 and paragraph 0145) a polar transform based on H polar matrices GN. Therefore it would have been obvious to one having ordinary skill in the art before the effective filing date of the application to combine the teachings of D2 with those of D1 to render the claims of the present application. It would have been obvious to one having ordinary skill because one having ordinary skill would have recognized that by H polar matrices for the polar transform would have improved the encoding and decoding process. As per claim 17, D1 substantially teaches, in view of above rejections, the processor is further configured to perform a first concatenation operation, wherein the input of the first concatenation operation is based on the input sequence (i.e., Figure 8, convolutional encoder 812 and Polar encoder 814 and paragraphs 0074-0095). As per claim 18, D1 substantially teaches, in view of above rejections, the first concatenation operation generates an intermediate output sequence having E bits (i.e., Figure 8, convolutional encoder 812 and Polar encoder 814 outputs and paragraphs 0074-0095). As per claim 19, D1 substantially teaches, in view of above rejections, the first concatenation operation is performed on a first H component bit sequences generated based on the input sequence (i.e., Figure 8, segment interleaver 830 and convolutional encoder 812 and paragraphs 0074-0095). As per claim 20, D1 substantially teaches, in view of above rejections, the pre-transform generates an intermediate bit sequence having E bits, wherein a bit of the intermediate bit sequence is determined by a convolution bit sequence or a convolution polynomial, wherein the convolution bit sequence comprises a generator bit sequence g = [g0, g1, ..., gm] or a recursive feedback bit sequence q = [q0, q1, ..., qm], wherein m is a positive integer, wherein the convolution polynomial comprises a generator polynomial g(D) = g0 + g1·D + ... + gm-1·Dm-1 + gm·Dm or a recursive feedback polynomial q(D) = q0 + q1·D + ... + qm-1·Dm-1 + qm·Dm, and wherein m is a positive integer (i.e., Figure 8, convolutional encoder 812 and Polar encoder 814 and paragraphs 0074-0095). Conclusion The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. See PTO-892. Any inquiry concerning this communication or earlier communications from the examiner should be directed to MUJTABA M CHAUDRY whose telephone number is (571)272-3817. The examiner can normally be reached Monday-Friday 9am-5:30pm. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Albert DeCady can be reached at 571-272-3819. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. MUJTABA M. CHAUDRY Primary Examiner Art Unit 2112 /MUJTABA M CHAUDRY/Primary Examiner, Art Unit 2112
Read full office action

Prosecution Timeline

Oct 31, 2024
Application Filed
Sep 04, 2026
Non-Final Rejection mailed — §101, §103 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12749552
SYSTEM AND METHOD FOR CONDUCTING BUILT-IN SELF-TEST OF MEMORY MACRO
2y 3m to grant Granted Sep 29, 2026
Patent 12748662
CIRCUIT ARRANGEMENT AND DEVICE WITH COMBINATORIAL CIRCUIT AND MEMORY CIRCUIT, SYSTEM AND METHOD
1y 8m to grant Granted Sep 29, 2026
Patent 12749001
SYSTEM AND METHOD OF DECODING FOR QUANTUM ERROR CORRECTION IN QUANTUM COMPUTING
1y 7m to grant Granted Sep 29, 2026
Patent 12744625
METHOD FOR TRANSMITTING SIGNAL ON BASIS OF HARQ IN WIRELESS COMMUNICATION SYSTEM, AND APPARATUS THEREFOR
2y 8m to grant Granted Sep 22, 2026
Patent 12724563
COMMAND BUS TRAINING FOR MEMORY SYSTEM
2y 4m to grant Granted Sep 01, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

1-2
Expected OA Rounds
84%
Grant Probability
88%
With Interview (+3.9%)
2y 7m (~8m remaining)
Median Time to Grant
Low
PTA Risk
Based on 843 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month