Prosecution Insights
Last updated: April 19, 2026
Application No. 18/941,574

STORAGE DEVICE SUPPORTING VIRTUAL GROUPS AND OPERATING METHOD OF STORAGE DEVICE

Final Rejection §102
Filed
Nov 08, 2024
Examiner
ALSIP, MICHAEL
Art Unit
2139
Tech Center
2100 — Computer Architecture & Software
Assignee
Samsung Electronics Co., Ltd.
OA Round
2 (Final)
75%
Grant Probability
Favorable
3-4
OA Rounds
2y 11m
To Grant
80%
With Interview

Examiner Intelligence

Grants 75% — above average
75%
Career Allow Rate
481 granted / 645 resolved
+19.6% vs TC avg
Moderate +5% lift
Without
With
+5.1%
Interview Lift
resolved cases with interview
Typical timeline
2y 11m
Avg Prosecution
30 currently pending
Career history
675
Total Applications
across all art units

Statute-Specific Performance

§101
2.8%
-37.2% vs TC avg
§103
39.6%
-0.4% vs TC avg
§102
37.3%
-2.7% vs TC avg
§112
15.3%
-24.7% vs TC avg
Black line = Tech Center average estimate • Based on career data from 645 resolved cases

Office Action

§102
DETAILED ACTION Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Priority Acknowledgment is made of applicant's claim for foreign priority based on an application filed in Japan on 01/10/2024. It is noted, however, that applicant has not filed a certified copy of the JP10-2024-0004486 application as required by 37 CFR 1.55. See “Priority Document Exchange Failure State Report” dated 6/10/2024 Claim Rejections - 35 USC § 102 The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action: A person shall be entitled to a patent unless – (a)(2) the claimed invention was described in a patent issued under section 151, or in an application for patent published or deemed published under section 122(b), in which the patent or application, as the case may be, names another inventor and was effectively filed before the effective filing date of the claimed invention. Claim(s) 13-15 is/are rejected under 35 U.S.C. 102(a)(2) as being anticipated by Mohan et al. (US 2016/0019160). Consider claim 13, Mohan et al. discloses a storage device comprising: at least one nonvolatile memory device configured to store or read data; and a controller configured to control the at least one nonvolatile memory device and to perform a workload requested by a host, wherein the controller is configured to: divide the at least one nonvolatile memory device into a plurality of virtual groups, based on bit information and based on a physical address of the at least one nonvolatile memory device stored in a mapping table, the bit information being included in a logical address associated with the workload, being indicated by bits at preset bit positions in the logical address, and corresponding to one of the plurality of virtual groups; and perform the workload based on the plurality of virtual groups (Abstract, Fig 1B, 3, [0016]-[0022], [0030], [0049], [0053], [0082], [0083], [0103]-[0107] and [0111]-[0114], Mohan et al. discloses a storage system with a plurality of non-volatile memory modules and a plurality of controllers that utilize logical page addressing to at least two physical addresses to access a storage where the predefined bits of the logical page address are used to access a mapping table with an associated physical address and this table it used to access another table with an additional physical address to access the table. The whole process is based on what particular logical page address is submitted. Mohan et al. discloses memory being grouped into modules, channels, chips, dies, planes, blocks pages, etc.). Consider claim 14, Mohan et al. discloses the storage device of claim 13, wherein the controller distinguishes the plurality of virtual groups based on the bit information. (Abstract, Fig 1B, 3, [0016]-[0022], [0030], [0049], [0053], [0082], [0083], [0103]-[0107] and [0111]-[0114], Mohan et al. discloses memory being grouped into modules, channels, chips, dies, planes, blocks pages, etc.). Consider claim 15, Mohan et al. discloses the storage device of claim 13, further comprising: a plurality of flash controllers connected to perform the workload by controlling at least one of a plurality of channels to which the at least one nonvolatile memory device is connected, wherein the controller allocates the workload to one of the plurality of flash controllers based on the bit information. (Abstract, Fig 1B, 3, [0016]-[0022], [0030], [0049], [0053], [0082], [0083], [0103]-[0107] and [0111]-[0114], Mohan et al. discloses memory being grouped into modules, channels, chips, dies, planes, blocks pages, etc. The configuration of a system effects how many bits are required. The logical address is used to segway into particular sections of the memory configuration.). Allowable Subject Matter Claim 1-12 and 16-20 are allowed. The following is a statement of reasons for the indication of allowable subject matter: The applicant’s arguments, filed 1/14/2026, have been considered and are persuasive. Conclusion THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a). A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any nonprovisional extension fee (37 CFR 1.17(a)) pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action. Any inquiry concerning this communication or earlier communications from the examiner should be directed to MICHAEL ALSIP whose telephone number is (571)270-1182. The examiner can normally be reached M-F 9-5. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Reginald G. Bragdon can be reached at (571)272-4204. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /MICHAEL ALSIP/ Primary Examiner, Art Unit 2136
Read full office action

Prosecution Timeline

Nov 08, 2024
Application Filed
Oct 09, 2025
Non-Final Rejection — §102
Nov 11, 2025
Interview Requested
Nov 19, 2025
Applicant Interview (Telephonic)
Nov 19, 2025
Examiner Interview Summary
Jan 14, 2026
Response Filed
Feb 12, 2026
Final Rejection — §102
Mar 11, 2026
Applicant Interview (Telephonic)
Mar 11, 2026
Examiner Interview Summary

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12596685
SYSTEM AND METHODS FOR BANDWIDTH-EFFICIENT DATA ENCODING
2y 5m to grant Granted Apr 07, 2026
Patent 12591518
VALIDITY MAPPING TECHNIQUES
2y 5m to grant Granted Mar 31, 2026
Patent 12591545
SYSTEM AND METHOD FOR SECURING HIGH-SPEED INTRACHIP COMMUNICATIONS
2y 5m to grant Granted Mar 31, 2026
Patent 12585950
METHOD AND ELECTRONIC DEVICE FOR PERFORMING DEEP NEURAL NETWORK OPERATION
2y 5m to grant Granted Mar 24, 2026
Patent 12578856
SYSTEM AND METHOD FOR DATA COMPACTION AND SECURITY USING MULTIPLE ENCODING ALGORITHMS WITH PRE-CODING AND COMPLEXITY ESTIMATION
2y 5m to grant Granted Mar 17, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

AI Strategy Recommendation

Get an AI-powered prosecution strategy using examiner precedents, rejection analysis, and claim mapping.
Powered by AI — typically takes 5-10 seconds

Prosecution Projections

3-4
Expected OA Rounds
75%
Grant Probability
80%
With Interview (+5.1%)
2y 11m
Median Time to Grant
Moderate
PTA Risk
Based on 645 resolved cases by this examiner. Grant probability derived from career allow rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month