DETAILED ACTION
Notice of Pre-AIA or AIA Status
The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA .
Claim Objections
Claim 6 & 9 are objected to because of the following informalities:
Claim 6, Lines 3-4, “a first average output of output of the output transistor” is expected to read “a first average output of the output transistor”.
Claim 6, Lines 4-5, “a second average output of output of the output transistor” is expected to read “a second average output of the output transistor”.
Claim 9, Lines 4-5, “a first average output of output of the output transistor” is expected to read “a first average output of the output transistor”.
Claim 9, Line 6, “a second average output of output of the output transistor” is expected to read “a second average output of the output transistor”.
Appropriate correction is required.
Claim Rejections - 35 USC § 112
The following is a quotation of 35 U.S.C. 112(b):
(b) CONCLUSION.—The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the inventor or a joint inventor regards as the invention.
The following is a quotation of 35 U.S.C. 112 (pre-AIA ), second paragraph:
The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.
Claim 3 is rejected under 35 U.S.C. 112(b) or 35 U.S.C. 112 (pre-AIA ), second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which the inventor or a joint inventor (or for applications subject to pre-AIA 35 U.S.C. 112, the applicant), regards as the invention.
Claim 3 recites the limitation "a transmitting time slot" in lines 5-6. The claim, as written, is unclear. A transmitting time slot was previously mentioned in the claim and thus it is unclear if the claim is referring to the aforementioned transmitting time slot or an additional transmitting time slot. For examination purposes, examiner has interpreted “a transmitting time slot” to read “the transmitting time slot”.
Allowable Subject Matter
Claim 3 would be allowable if rewritten to overcome the rejection(s) under 35 U.S.C. 112(b) or 35 U.S.C. 112 (pre-AIA ), 2nd paragraph, set forth in this Office action and to include all of the limitations of the base claim and any intervening claims.
Claims 1-2 & 4-13 are allowed.
Claim 1 is allowed because Miyazawa (US 2001/0054933 A1) or a combination thereof does not teach or fairly suggest the following features in combination with the other limitations of the claim:
the power amplifying circuit comprising wherein in first, second, and third consecutive time periods, when output of the output transistor in the third time period is greater than output of the output transistor in the first time period and the second time period, the bias controller is configured to increase the bias current or voltage in the second time period such that the bias current or voltage becomes higher than the bias current or voltage in a case where the ambient temperature is higher than the predetermined threshold value.
Conclusion
The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.
Feng et al. (US 2022/0311402 A1) [Figure 2. Discloses a gain compensation device and a bias circuit device. A compensation bias current is generated by the gain compensation device to compensate the gain deviation of power amplifier and improve stability of power amplifier. Through high-temperature compensation unit and low-temperature compensation unit in different gears, gain of power amplifier is compensated along with temperature changes, thereby improving feasibility of the gain compensation device. It takes small space, and the circuit only includes the circuits corresponding to high-temperature compensation unit and low-temperature compensation unit, so the circuit is relatively simple and beneficial to miniaturization. In the bias circuit device, based on an initial bias current provided by a bandgap reference, the gain compensation device is added to generate a compensation bias current, and the initial bias current and compensation bias current are superimposed, so that the gain of power amplifier is further compensated, which improves stability of power amplifier.]
Any inquiry concerning this communication or earlier communications from the examiner should be directed to TYLER J PERENY whose telephone number is (571)272-4189. The examiner can normally be reached M-F 7:30-5.
Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice.
If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Taelor Kim can be reached at (571) 270-7166. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.
Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.
/TYLER J PERENY/ Examiner, Art Unit 2836
Prosecution Insights