Prosecution Insights
Last updated: April 19, 2026
Application No. 18/945,169

DYNAMIC ROUTING FOR ACCELERATED DEEP LEARNING

Non-Final OA §102
Filed
Nov 12, 2024
Examiner
DALEY, CHRISTOPHER ANTHONY
Art Unit
2184
Tech Center
2100 — Computer Architecture & Software
Assignee
Cerebras Systems Inc.
OA Round
1 (Non-Final)
84%
Grant Probability
Favorable
1-2
OA Rounds
2y 8m
To Grant
94%
With Interview

Examiner Intelligence

Grants 84% — above average
84%
Career Allow Rate
680 granted / 814 resolved
+28.5% vs TC avg
Moderate +11% lift
Without
With
+10.7%
Interview Lift
resolved cases with interview
Typical timeline
2y 8m
Avg Prosecution
19 currently pending
Career history
833
Total Applications
across all art units

Statute-Specific Performance

§101
0.6%
-39.4% vs TC avg
§103
54.9%
+14.9% vs TC avg
§102
32.2%
-7.8% vs TC avg
§112
1.9%
-38.1% vs TC avg
Black line = Tech Center average estimate • Based on career data from 814 resolved cases

Office Action

§102
Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Claims 1 – 20 are pending. Claim Rejections - 35 USC § 102 In the event the determination of the status of the application as subject to AIA 35 U.S.C. 102 and 103 (or as subject to pre-AIA 35 U.S.C. 102 and 103) is incorrect, any correction of the statutory basis (i.e., changing from AIA to pre-AIA ) for the rejection will not be considered a new ground of rejection if the prior art relied upon, and the rationale supporting the rejection, would be the same under either status. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action: A person shall be entitled to a patent unless – (a)(1) the claimed invention was patented, described in a printed publication, or in public use, on sale, or otherwise available to the public before the effective filing date of the claimed invention. Claim(s) 1-20 are rejected under 35 U.S.C. 102(a)(2) as being anticipated by Lie et al (US20180314941) hereinafter Lie . The applied reference has a common Assignee with the instant application. Based upon the earlier effectively filed date of the reference, it constitutes prior art under 35 U.S.C. 102(a)(2). This rejection under 35 U.S.C. 102(a)(2) might be overcome by: (1) a showing under 37 CFR 1.130(a) that the subject matter disclosed in the reference was obtained directly or indirectly from the inventor or a joint inventor of this application and is thus not prior art in accordance with 35 U.S.C. 102(b)(2)(A); (2) a showing under 37 CFR 1.130(b) of a prior public disclosure under 35 U.S.C. 102(b)(2)(B) if the same invention is not being claimed; or (3) a statement pursuant to 35 U.S.C. 102(b)(2)(C) establishing that, not later than the effective filing date of the claimed invention, the subject matter disclosed in the reference and the claimed invention were either owned by the same person or subject to an obligation of assignment to the same person or subject to a joint research agreement. As to claim 1, Lie discloses a method comprising: transmitting, using a first fabric port of a first processing element, a wavelet to a second fabric port of a second processing element using a fabric coupled to the first fabric port and to the second fabric port, wherein the wavelet comprises information indicating a first subsequent fabric port of the first processing element (Fig. 5 illustrates a processing element of said system, comprising a router 510, a compute element 520, where the data is embodies in wavelets, and input port such as 522, and output port such as 521 (para. 0499). Fig. 7 illustrates the wavelet movement from the fabric port of Fig. 5 to the router to the sending of the wavelet, para. 0064) ; and transmitting, using the first subsequent fabric port, a subsequent wavelet to a second subsequent fabric port of a subsequent processing element using the fabric, the fabric coupled to the first subsequent fabric port and to the second subsequent fabric port (Fig. 8 , and para. 0515, where a plurality of wavelets is transmitted). As to claim 11, Lie discloses a system comprising: a plurality of processing elements, each processing element comprising one or more respective fabric ports; and a fabric coupled to the one or more respective fabric ports of the plurality of processing elements, wherein a first processing element of the plurality of processing elements is configured to (Fig. 5 illustrates a processing element of said system, comprising a router 510, a compute element 520, where the data is embodies in wavelets, and input port such as 522, and output port such as 521 (para. 0499). Fig. 7 illustrates the wavelet movement from the fabric port of Fig. 5 to the router to the sending of the wavelet, para. 0064): transmit, using a first fabric port of the first processing element, a wavelet to a second fabric port of a second processing element of the plurality of processing elements using the fabric, (Fig. 5 PE 500 coupled to a plurality of other PEs through ports such as 511, and 515, where router 510 is a fabric) with wherein the wavelet comprises information indicating a first subsequent fabric port of the first processing element; and transmit, using the first subsequent fabric port, a subsequent wavelet to a second subsequent fabric port of a subsequent processing element of the plurality of processing elements using the fabric (Fig. 8 , and para. 0515, where a plurality of wavelets is transmitted). As to claims 2, and 12, Lie discloses the method, further comprising processing the wavelet by a first compute element of the first processing element, wherein the information further indicates that the wavelet has been processed by the first processing element (Fig. 8, and para. 0519, where computing instructions are executed). As to claims 3, and 13, Lie discloses the method, wherein the first fabric port and the first subsequent fabric port are different (Fig. 7, where a plurality of port choices are possible, para. 0508). As to claims 4, and 14, Lie discloses the method, wherein the information further indicates switching from a first routing pattern to a second routing pattern associated with the first subsequent fabric port and the second subsequent fabric port, respectively (Fig. 7, and para. 0508). As to claims 5, and 15, Lie discloses the method, wherein the information further indicates that the first routing pattern is associated with a first color value, and that the second routing pattern is associated with a second color value (Fig. 5, and para. 0082). As to claims 6, and 16, Lie discloses the method, wherein the first processing element comprises a router, wherein the first fabric port is identified by an output switch of the router, and wherein transmitting, using the first subsequent fabric port, the subsequent wavelet to the second subsequent fabric port comprises configuring the output switch of the router to select the first subsequent fabric port (Fig. 5, with router 510 enabling connect ion to a plurality of PE with different ports, para. 0499). As to claims 7, and 17, Lie discloses the method, wherein the wavelet comprises a first field and a second field, and wherein the first field is for storing a first opcode, the method further comprising modifying, based at least in part on the second field, the first field to determine a second opcode associated with the first subsequent fabric port (Fig. 25a, and para. 0519). As to claims 8, and 18, Lie discloses the method, wherein modifying, based at least in part on the second field, the first field to determine the second opcode associated with the first subsequent fabric port comprises shifting one or more bits of the wavelet to the first field (Fig. 25c, and para. 0734). As to claims 9, and 19, Lie discloses the method, wherein the subsequent wavelet is a first subsequent wavelet, wherein the information further indicates a third fabric port of the first processing element, the method further comprising selecting the third fabric port for receiving a second subsequent wavelet (Figs. 5 & 6 illustrating the routing of wavelets to a plurality of ports, paras. 0503 – 0508). As to claims 10, and 20, Lie discloses the method, wherein the information further indicates one or more of an activation of a neural network, a partial sum of activations of a neural network, an error of a neural network, a gradient estimate of a neural network, or a weight of a neural network (Fig. 3, and para. 0488 where a training sequence checks for error). Conclusion The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. US20210248453, US12459456, and US20190324759, among others teach the interaction of processing elements using wavelet technology. Any inquiry concerning this communication or earlier communications from the examiner should be directed to CHRISTOPHER ANTHONY DALEY whose telephone number is (571)272-3625. The examiner can normally be reached 7 - 3:30 pm. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Dr. Henry Tsai can be reached at 571 2724176. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /C.A.D/Examiner, Art Unit 2184 /HENRY TSAI/Supervisory Patent Examiner, Art Unit 2184
Read full office action

Prosecution Timeline

Nov 12, 2024
Application Filed
Jan 07, 2026
Non-Final Rejection — §102
Mar 19, 2026
Applicant Interview (Telephonic)
Mar 19, 2026
Examiner Interview Summary

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12602266
EPHEMERAL DISTRIBUTED LOCKING IN MICROSERVICE SYSTEMS
2y 5m to grant Granted Apr 14, 2026
Patent 12596666
FRAME PACKING USING STORED TEMPLATES
2y 5m to grant Granted Apr 07, 2026
Patent 12596668
DUAL INTERFACE HIGH-SPEED MEMORY SUBSYSTEM
2y 5m to grant Granted Apr 07, 2026
Patent 12585609
AUTONOMOUS INTEGRATED TRANSLATOR FOR LOCAL BUS OPERATIONS
2y 5m to grant Granted Mar 24, 2026
Patent 12572489
CHIPLET WITH ADDRESS REMAPPER BLOCK
2y 5m to grant Granted Mar 10, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

AI Strategy Recommendation

Get an AI-powered prosecution strategy using examiner precedents, rejection analysis, and claim mapping.
Powered by AI — typically takes 5-10 seconds

Prosecution Projections

1-2
Expected OA Rounds
84%
Grant Probability
94%
With Interview (+10.7%)
2y 8m
Median Time to Grant
Low
PTA Risk
Based on 814 resolved cases by this examiner. Grant probability derived from career allow rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month