Prosecution Insights
Last updated: October 01, 2026
Application No. 18/951,132

SOLID-STATE IMAGING APPARATUS AND METHOD OF DRIVING THE SAME

Non-Final OA §102§Other
Filed
Nov 18, 2024
Priority
Nov 27, 2012 — JP 2012-258139 +5 more
Examiner
LUU, THANH X
Art Unit
2878
Tech Center
2800 — Semiconductors & Electrical Systems
Assignee
Panasonic Holdings Corporation
OA Round
1 (Non-Final)
78%
Grant Probability
Favorable
1-2
OA Rounds
7m
Est. Remaining
88%
With Interview

Examiner Intelligence

Grants 78% — above average
78%
Career Allowance Rate
1079 granted / 1380 resolved
+10.2% vs TC avg
Moderate +10% lift
Without
With
+10.2%
Interview Lift
resolved cases with interview
Typical timeline
2y 5m
Avg Prosecution
25 currently pending
Career history
1399
Total Applications
across all art units

Statute-Specific Performance

§101
0.9%
-39.1% vs TC avg
§103
42.5%
+2.5% vs TC avg
§102
26.8%
-13.2% vs TC avg
§112
19.1%
-20.9% vs TC avg
Black line = Tech Center average estimate • Based on career data from 1380 resolved cases

Office Action

§102 §Other
DETAILED ACTION Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Claim Rejections - 35 USC § 102 The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action: A person shall be entitled to a patent unless – (a)(1) the claimed invention was patented, described in a printed publication, or in public use, on sale, or otherwise available to the public before the effective filing date of the claimed invention. Claim(s) 1-3, 7 is/are rejected under 35 U.S.C. 102a1 as being anticipated by Yadid-Pecht et al. (U.S. PGPUB 2009/0101798). Regarding claim 1, Yadid-Pecht et al. disclose (Fig. 4) an imaging device comprising: a photoelectric converter (206) that generates signal charge; a charge storage region (234) that stores the signal charge; a first transistor (210) that has a gate coupled to the charge storage region and reads out the signal charge; a feedback amplifier (424) that feeds back an output of the first transistor in a negative feedback manner to the charge storage region, the feedback amplifier having two input terminals, the output of the first transistor being input to a first input terminal (negative terminal), a reference voltage (VrefAR) being input to a second input terminal (positive terminal); and voltage supply circuitry (inherently voltage is supplied by a voltage supply circuit), wherein in a reset operation for discharging the signal charge stored in the charge storage region, the voltage supply circuitry supplies voltages to the second input terminal of the feedback amplifier, and the voltages include at least three voltages different from each other (a ramping voltage 426 has at least three different voltages). Regarding claims 7, Yadid-Pecht et al. disclose (Fig. 4) an imaging device comprising: a photoelectric converter (206) that generates signal charge; a charge storage region (234) that stores the signal charge; a first transistor (210) that has a gate coupled to the charge storage region and reads out the signal charge; a feedback amplifier (424) that feeds back an output of the first transistor in a negative feedback manner to the charge storage region, the feedback amplifier having two input terminals, the output of the first transistor being input to a first input terminal (negative terminal), a reference voltage (VrefAR) being input to a second input terminal (positive terminal); and voltage supply circuitry (inherently a the voltage is supplied by a voltage supply circuit), wherein in a reset operation for discharging the signal charge stored in the charge storage region, the voltage supply circuitry supplies voltages to the second input terminal of the feedback amplifier, and the voltages have a tapered waveform (ramping voltage 426). Regarding claims 2, 3, 8 and 9, Yadid-Pecht et al. further disclose (Fig. 4) a second transistor (428) coupled between an output terminal of the feedback amplifier and the charge storage region; the output terminal is coupled to a source or drain of the second transistor. Allowable Subject Matter Claims 4-6, 10-12 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims. Conclusion Any inquiry concerning this communication or earlier communications from the examiner should be directed to THANH LUU whose telephone number is (571)272-2441. The examiner can normally be reached 9AM-5:30PM. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Georgia Epps can be reached at 571-272-2328. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /THANH LUU/Primary Examiner, Art Unit 2878
Read full office action

Prosecution Timeline

Nov 18, 2024
Application Filed
Aug 26, 2026
Non-Final Rejection mailed — §102, §Other (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12730245
Devices, Systems, And Methods For Catching Projectiles
2y 6m to grant Granted Sep 08, 2026
Patent 12732722
SOLID-STATE IMAGING DEVICE AND ELECTRONIC APPARATUS
2y 4m to grant Granted Sep 08, 2026
Patent 12727975
THREE-DIMENSIONAL SCANNER AND CONTROL METHOD
2y 3m to grant Granted Sep 08, 2026
Patent 12733268
SOLID-STATE IMAGING DEVICE AND ELECTRONIC APPARATUS
2y 2m to grant Granted Sep 08, 2026
Patent 12716773
SIGNAL PROCESSING CIRCUIT, AND LIGHT DETECTING DEVICE
2y 0m to grant Granted Aug 25, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

1-2
Expected OA Rounds
78%
Grant Probability
88%
With Interview (+10.2%)
2y 5m (~7m remaining)
Median Time to Grant
Low
PTA Risk
Based on 1380 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month