Prosecution Insights
Last updated: July 17, 2026
Application No. 18/960,565

MULTILAYER ELECTRONIC COMPONENT

Non-Final OA §102
Filed
Nov 26, 2024
Priority
Jan 31, 2024 — RE 10-2024-0015010
Examiner
THOMAS, ERIC W
Art Unit
Tech Center
Assignee
Samsung Electro-Mechanics Co., Ltd.
OA Round
1 (Non-Final)
82%
Grant Probability
Favorable
1-2
OA Rounds
7m
Est. Remaining
80%
With Interview

Examiner Intelligence

Grants 82% — above average
82%
Career Allowance Rate
1042 granted / 1264 resolved
+22.4% vs TC avg
Minimal -2% lift
Without
With
+-2.1%
Interview Lift
resolved cases with interview
Typical timeline
2y 3m
Avg Prosecution
38 currently pending
Career history
1293
Total Applications
across all art units

Statute-Specific Performance

§101
0.3%
-39.7% vs TC avg
§103
76.7%
+36.7% vs TC avg
§102
9.4%
-30.6% vs TC avg
§112
4.8%
-35.2% vs TC avg
Black line = Tech Center average estimate • Based on career data from 1264 resolved cases

Office Action

§102
DETAILED ACTION Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Specification The title of the invention is not descriptive. A new title is required that is clearly indicative of the invention to which the claims are directed. The lengthy specification has not been checked to the extent necessary to determine the presence of all possible minor errors. Applicant’s cooperation is requested in correcting any errors of which applicant may become aware in the specification. Claim Rejections - 35 USC § 102 In the event the determination of the status of the application as subject to AIA 35 U.S.C. 102 and 103 (or as subject to pre-AIA 35 U.S.C. 102 and 103) is incorrect, any correction of the statutory basis (i.e., changing from AIA to pre-AIA ) for the rejection will not be considered a new ground of rejection if the prior art relied upon, and the rationale supporting the rejection, would be the same under either status. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action: A person shall be entitled to a patent unless – (a)(1) the claimed invention was patented, described in a printed publication, or in public use, on sale, or otherwise available to the public before the effective filing date of the claimed invention. Claim(s) 1, and 6-10 is/are rejected under 35 U.S.C. 102(a)(1) as being anticipated by Imai (JP 2021034550A). PNG media_image1.png 174 296 media_image1.png Greyscale PNG media_image2.png 164 290 media_image2.png Greyscale Regarding claim 1, Imai discloses a multilayer electronic component (title), comprising: first (12a) and second (12b) surfaces opposing each other in the first direction (x), third (12e) and fourth surfaces (12f) connected to the first and second surfaces and connected to each other in a second direction (z), and fifth (12c) and sixth (12d) surfaces connected to the first to fourth surfaces and opposing each other in a third direction (y); a body (12) including a dielectric layer (14) and internal electrodes (16a, 16b) alternately disposed with the dielectric layer (14) in the first direction (x), and auxiliary electrodes (19a, 19b) spaced apart from the internal electrodes (16a, 16b) and disposed on both sides in the third direction (y) of the internal electrodes (16a, 16b); and external electrodes (24a, 24b) disposed on the body (12), wherein one of the auxiliary electrodes (19a, 19b) includes oxide regions including oxide on an end [0037] in the third direction (y). Regarding claim 6, Imai discloses the one of the auxiliary electrodes (19a, 19b) includes Ni [0033], and the oxide is Ni oxide [0033], [0037]. Regarding claim 7, Imai disclose the internal electrodes (16a, 16b) include a first internal electrode (16a) spaced apart from the fourth surface (12f) and connected to the third surface (12e) and a second internal electrode (16b) spaced apart from the third surface (12e) and connected to the fourth surface (12f), and wherein the auxiliary electrodes (19a, 19b) include a first auxiliary electrode (19a, 19b) disposed on each of both sides in the third direction (y) of the first internal electrode (16a) and a second auxiliary electrode (19a, 19b) disposed on each of both sides in the third direction (y) of the second internal electrode (16b). Regarding claim 8, Imai discloses the first auxiliary electrode (19a, 19b) is spaced apart from the fourth surface (12f) and connected to the third surface (12e, indirectly – via 14), and wherein the second auxiliary electrode (19a, 19b) is spaced apart from the third surface (12e) and connected to the fourth surface (12f, indirectly - via 14). Regarding claim 9, Imai discloses an average width in the third direction of regions in which the fifth surface (12c) and the internal electrodes (16a, 16b) are spaced apart from each other is defined as Wm, and an average width in the third direction of the auxiliary electrodes (19a) is defined as Wd, 0.05 ≤ Wd/Wm < 1 is satisfied (see fig. 3-4). Regarding claim 10, Imai discloses an average width in the third direction (y) of regions in which the fifth surface (12c) and the internal electrodes (16a, 16b) are spaced apart from each other is defined as Wm, and an average width in the third direction (y) of regions in which the internal electrodes (16a, 16b) and the auxiliary electrodes (19a, 19b) are spaced apart from each other in the third direction (y) is 25 defined as Wg, 0.03 ≤ Wg/Wm is satisfied (fig. 3-4). Claim(s) 14-16 is/are rejected under 35 U.S.C. 102(a)(1) as being anticipated by Oh et al. (US 2017/0062130 A1). PNG media_image3.png 346 550 media_image3.png Greyscale PNG media_image4.png 614 524 media_image4.png Greyscale Regarding claim 14, Oh et al. disclose a multilayer electronic component (Fig. 1-2), comprising: first (top) and second (bottom) surfaces opposing each other in the first direction (z), third (left) and fourth (right) surfaces connected to the first and second surfaces and connected to each other in a second direction (x), and fifth (front) and sixth (back) surfaces connected to the first to fourth surfaces and opposing each other in a third direction (y); a body (10) including a dielectric layer (10) and internal electrodes (20, 30) alternately disposed with the dielectric layer (10) in the first direction (z), and auxiliary electrodes (60, 70) spaced apart from the internal electrodes (20,30) and disposed on both sides in the third direction (y) of the internal electrodes (20, 30); and external electrodes (40, 50) disposed on the body (10), wherein the internal electrodes (20, 30) include a first internal electrode (20) spaced apart from the fourth surface (right) and connected to the third surface (left) and a second internal electrode (30) spaced apart from the third surface (left) and connected to the fourth surface (right), wherein the auxiliary electrodes (60, 70) include a first auxiliary electrode disposed (60) on each of both sides in the third direction (y) of the first internal electrode (20) and a second auxiliary electrode (70) disposed on each of both sides in the third direction (y) of the second internal electrode (30), wherein the first auxiliary electrode (60) is spaced apart from the fourth surface (right) and connected to the third surface (right), wherein the second auxiliary electrode (70) is spaced apart from the third surface (left) and connected to the fourth surface (right), and wherein the first auxiliary electrode (60) and the second auxiliary electrode (70) partially overlap each other in the first direction (z). Regarding claim 15, Oh et al. disclose when an average width in the third direction (y) of regions in which the fifth surface (front) and the internal electrodes (20, 30) are spaced apart from each other is defined as Wm, and an average width in the third direction (y) of the auxiliary electrodes (60, 70) is defined as Wd, 0.05 ≤ Wd/Wm < 1 is satisfied (see Fig. 2). Regarding claim 16, Oh et al. disclose when an average width in the third direction (y) of regions in which the fifth surface (front) and the internal electrodes (20, 30) are spaced apart from each other is defined as Wm, and an average width in the third direction (y) of regions in which the internal electrodes (20, 30) and the auxiliary electrodes (60, 70) are spaced apart from each other in the third direction is defined as Wg, 0.03 ≤ Wg/Wm is satisfied (see Fig. 2). Allowable Subject Matter Claims 2-5, 11-13, 17 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims. The following is a statement of reasons for the indication of allowable subject matter: In combination with the other claim limitations, the prior art does not teach or suggest a multilayer electronic component: when an average width in the third direction of the auxiliary electrodes is defined as Wd and an average width in the third direction of the oxide regions is defined as Wo, 0.09 ≤ Wo/Wd ≤ 0.5 is satisfied (claim 2); wherein the oxide regions are disposed on both one end and the other end in the third direction of the one of the auxiliary electrode (claim 4); wherein an area fraction of oxide in the one of the auxiliary electrodes is 10% or more and 40% or less (claim 5); wherein, when an average width in the third direction of the internal electrodes is defined as Wi and an average width in the third direction of the auxiliary electrodes is defined as Wd, 0.03 ≤ Wd/Wi ≤ 0.20 is satisfied (claim 11); wherein an area fraction occupied by oxide in a central portion of the one of the auxiliary electrodes is less than 10% (claim 12); wherein an area fraction occupied by oxide on both ends in the third direction of one of the internal electrodes is less than 10% (claim 13); and wherein, when an average width in the third direction of the internal electrodes is defined as Wi and an average width in the third direction of the auxiliary electrodes is defined as Wd, 0.03 ≤ Wd/Wi ≤ 0.20 is satisfied (claim 17). Conclusion The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. JP 2018-046086 A – a multilayer ceramic capacitor having auxiliary electrodes JP 2000-1335454 A – a multilayer ceramic capacitor having auxiliary electrodes US 2007/0195484 A1 – a multilayer ceramic capacitor having shield electrodes Any inquiry concerning this communication or earlier communications from the examiner should be directed to ERIC THOMAS whose telephone number is (571)272-1985. The examiner can normally be reached Monday-Friday, 6:00 AM-2:30 PM. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Timothy Dole can be reached at (571)272-2229. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /ERIC W THOMAS/Primary Examiner, Art Unit 2847 ERIC THOMAS Primary Examiner Art Unit 2847
Read full office action

Prosecution Timeline

Nov 26, 2024
Application Filed
Jun 25, 2026
Non-Final Rejection mailed — §102 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12683087
ELECTROLYTIC CAPACITOR HAVING A HIGH CAPACITANCE AND A LOW EQUIVALENT SERIRES RESISTANCE AND METHOD FOR PRODUCING THE SAME
2y 6m to grant Granted Jul 14, 2026
Patent 12683089
ELECTROLYTIC CAPACITOR-USE ELECTRODE FOIL, ELECTROLYTIC CAPACITOR, AND ELECTROLYTIC CAPACITOR MANUFACTURING METHOD
2y 1m to grant Granted Jul 14, 2026
Patent 12683078
MULTILAYER ELECTRONIC COMPONENT
2y 1m to grant Granted Jul 14, 2026
Patent 12676266
Packaging of Roll-type Electrolytic Capacitor Elements
2y 5m to grant Granted Jul 07, 2026
Patent 12658379
Interconnect Strip for an Ultracapacitor Module
7y 11m to grant Granted Jun 16, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

1-2
Expected OA Rounds
82%
Grant Probability
80%
With Interview (-2.1%)
2y 3m (~7m remaining)
Median Time to Grant
Low
PTA Risk
Based on 1264 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month