Prosecution Insights
Last updated: August 17, 2026
Application No. 18/963,049

ELECTRONIC APPARATUS AND DATA STORAGE METHOD CAPABLE OF REDUCING THE NUMBER OF STORAGE PORTIONS CONNECTABLE TO LOGIC CIRCUIT

Non-Final OA §103
Filed
Nov 27, 2024
Priority
Dec 15, 2023 — JP 2023-211987
Examiner
ZHANG, FAN
Art Unit
Tech Center
Assignee
Kyocera Document Solutions Inc.
OA Round
1 (Non-Final)
55%
Grant Probability
Moderate
1-2
OA Rounds
1y 6m
Est. Remaining
71%
With Interview

Examiner Intelligence

Grants 55% of resolved cases
55%
Career Allowance Rate
333 granted / 603 resolved
-4.8% vs TC avg
Strong +16% interview lift
Without
With
+15.9%
Interview Lift
resolved cases with interview
Typical timeline
3y 3m
Avg Prosecution
30 currently pending
Career history
641
Total Applications
across all art units

Statute-Specific Performance

§101
7.9%
-32.1% vs TC avg
§103
70.5%
+30.5% vs TC avg
§102
11.7%
-28.3% vs TC avg
§112
2.4%
-37.6% vs TC avg
Black line = Tech Center average estimate • Based on career data from 603 resolved cases

Office Action

§103
DETAILED ACTION Notice of AIA Status 1. The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Claim Rejections - 35 USC § 103 2. The following is a quotation of 35 U.S.C. 103 which forms the basis for all obviousness rejections set forth in this Office action: A patent for a claimed invention may not be obtained, notwithstanding that the claimed invention is not identically disclosed as set forth in section 102 of this title, if the differences between the claimed invention and the prior art are such that the claimed invention as a whole would have been obvious before the effective filing date of the claimed invention to a person having ordinary skill in the art to which the claimed invention pertains. Patentability shall not be negated by the manner in which the invention was made. 3. Claims 1 and 4 are rejected under 35 U.S.C. 103 as being unpatentable over Trimberger et al (US Patent: 5600263) and in further view of Obayashi (US Pub: 20160154602) (Applicant submitted reference). Regarding claim 1, Trimberger et al teaches: An electronic apparatus comprising: a logic circuit whose internal configuration is reconfigurable based on configuration data corresponding to one or more functions [col 1: lines 14-21]; a plurality of first storage portions provided so as to be connectable to the logic circuit [col 2: lines 1-15] and configured to separately store a plurality of items of the configuration data having different corresponding functions or combinations of functions [col 6: lines 31-42]; a switching portion capable of switching a connection target connected to the logic circuit between the plurality of first storage portions [fig. 3A (CRS)]; an acquisition processing portion configured to acquire the configuration data from a second storage portion different from the first storage portions [col 17: lines 14-31]; and a storage processing portion configured to store, in a first storage portion not connected to the logic circuit among the first storage portions, the configuration data acquired by the acquisition processing portion, instead of the configuration data stored in the first storage portion [col 17:lines 14-31 (Trimberger has only eight slices. To get unlimited configurations old configurations have to be replaced by ones brought in from off-chip.)]. Claim 4 has been analyzed and rejected with regard to claim 1. 4. Claim 2 is rejected under 35 U.S.C. 103 as being unpatentable over Trimberger et al (US Patent: 5600263) and Obayashi (US Pub: 20160154602) (Applicant submitted reference); and in further view of Sakata (US Pub: 20160255231). Regarding claim 2, Trimberger et al does not specify an image forming device. In the same field of endeavor, Obayashi teaches: The electronic apparatus according to claim 1, further comprising: a job execution portion configured to execute an image forming job for forming an image based on image data, wherein when the image forming job is executed, the logic circuit is reconfigured, using the configuration data corresponding to an image forming mode of the image forming job to be executed, so as to be able to execute image processing corresponding to the image forming mode [p0025, p0034], the electronic apparatus comprises a determination processing portion configured to determine, when an image forming job in a standby state exists during execution of the image forming job, whether or not the configuration data corresponding to the image forming mode of the image forming job in the standby state is stored in any of the plurality of first storage portions [p0035, p0036], when the determination processing portion determines that the configuration data corresponding to the image forming mode of the image forming job in the standby state is not stored in any of the plurality of first storage portions, the acquisition processing portion acquires the configuration data corresponding to the image forming mode of the image forming job in the standby state from the second storage portion during execution of the image forming job, and the storage processing portion stores the configuration data acquired by the acquisition processing portion in the first storage portion during execution of the image forming job [p0053, p0055, p0056]. Trimberger et al also teaches when FPGA is still active a new configuration is loaded into a memory slice as prescribed in claim 1. Obayashi refers to function X other than a job being executed while a second job is queued. In the same field of endeavor, Sakata teaches a conventional printer job queue/standby relationship in [p0107-p0109]. Therefore, given Trimberger et al in view of Obayashi’s teaching on multiple selectable configuration memory slices and loading configuration data into a memory slice while FPGA remains active under current configuration so that an image forming device can execute print jobs using reconfigurable FPGA image processing functions by preloading new FPGA configuration data during ongoing process, and Sakata’s controlling standby jobs in queue, it would have been obvious for an ordinary skilled in the art before the effective filing date of the claimed invention to combine the teaching of all to apply Trimberger et al in view of Obayashi’s structure to Sakata’s job queue to perform configuration availability determination and preload configuration while a job is being executed for improving processing efficiency. 5. Claim 3 is rejected under 35 U.S.C. 103 as being unpatentable over Trimberger et al (US Patent: 5600263), Obayashi (US Pub: 20160154602) (Applicant submitted reference); and Sakata (US Pub: 20160255231); and in further view of Akiba (US Pub: 20170115612). Regarding claim 3, the rationale applied to the rejection of claim 2 has been incorporated herein. Trimberger et al in view of Obayashi and Sakata does not disclose transmitting configuration data using data transmission path. In the same field of endeavor, Akiba teaches: The electronic apparatus according to claim 2, further comprising: a first control portion including the second storage portion; a second control portion including the logic circuit, the plurality of first storage portions, and the switching portion; and a data transmission path used for transmission of the image data from the first control portion to the second control portion, wherein the configuration data corresponding to the image forming mode of the image forming job in the standby state is transmitted from the first control portion to the second control portion, using the data transmission path, during a non-transmission period in which the image data is not transmitted using the data transmission path during execution of the image forming job [abstract, p0032, p0073, p0077]. Therefore, given Akiba’s teaching on sending configuration/control commend using image/video communication line during a non-image period, it would have been obvious for an ordinary skilled in the art before the effective filing date of the claimed invention to combine the teaching of all to transmit print job configuration data using data transmission path during non-image period according to Trimberger et al in view of Obayashi’s architecture for resource optimization and operation efficiency. Contact 6. Any inquiry concerning this communication or earlier communications from the examiner should be directed to FAN ZHANG whose telephone number is (571)270-3751. The examiner can normally be reached on Mon-Fri 9:00-5:00. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Benny Tieu can be reached on 571-272-7490. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /Fan Zhang/ Patent Examiner, Art Unit 2682
Read full office action

Prosecution Timeline

Nov 27, 2024
Application Filed
Jul 29, 2026
Non-Final Rejection mailed — §103 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12705692
TRAINING OF A MACHINE LEARNING SYSTEM FOR OBJECT-LEVEL IMAGE SYNTHESIS WITH LABELED-SLOT CONDITIONING
2y 9m to grant Granted Aug 11, 2026
Patent 12700150
INPAINTING DISPATCH TECHNIQUES FOR DIGITAL IMAGES
3y 1m to grant Granted Aug 04, 2026
Patent 12657859
METHOD AND DEVICE WITH IMAGE PROCESSING
4y 2m to grant Granted Jun 16, 2026
Patent 12656984
METHODS AND PRINTING SYSTEM FOR PEER-TO-PEER OUTPUT MANAGEMENT
2y 3m to grant Granted Jun 16, 2026
Patent 12646600
SYSTEM AND METHOD FOR PERFORMING INTERVENTIONAL PROCEDURES USING GRAPH NEURAL NETWORK MODEL
3y 2m to grant Granted Jun 02, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

1-2
Expected OA Rounds
55%
Grant Probability
71%
With Interview (+15.9%)
3y 3m (~1y 6m remaining)
Median Time to Grant
Low
PTA Risk
Based on 603 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month