Prosecution Insights
Last updated: July 17, 2026
Application No. 18/973,551

LOW VOLTAGE DRIVE CIRCUIT FOR TRANSMITTING ANALOG DATA AT DIFFERENT OSCILLATION RATE

Non-Final OA §DP
Filed
Dec 09, 2024
Priority
Oct 31, 2019 — continuation of 11/221,980 +2 more
Examiner
MYERS, PAUL R
Art Unit
Tech Center
Assignee
Sigmasense LLC
OA Round
1 (Non-Final)
79%
Grant Probability
Favorable
1-2
OA Rounds
10m
Est. Remaining
93%
With Interview

Examiner Intelligence

Grants 79% — above average
79%
Career Allowance Rate
614 granted / 776 resolved
+19.1% vs TC avg
Moderate +14% lift
Without
With
+13.5%
Interview Lift
resolved cases with interview
Typical timeline
2y 6m
Avg Prosecution
14 currently pending
Career history
796
Total Applications
across all art units

Statute-Specific Performance

§101
1.3%
-38.7% vs TC avg
§103
84.7%
+44.7% vs TC avg
§102
3.0%
-37.0% vs TC avg
§112
2.2%
-37.8% vs TC avg
Black line = Tech Center average estimate • Based on career data from 776 resolved cases

Office Action

§DP
DETAILED ACTION Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Herein after “it would have been obvious” should be read as “it would have been obvious to a person of ordinary skill in the art before the effective filing date of the claimed invention”. Double Patenting The nonstatutory double patenting rejection is based on a judicially created doctrine grounded in public policy (a policy reflected in the statute) so as to prevent the unjustified or improper timewise extension of the “right to exclude” granted by a patent and to prevent possible harassment by multiple assignees. A nonstatutory double patenting rejection is appropriate where the conflicting claims are not identical, but at least one examined application claim is not patentably distinct from the reference claim(s) because the examined application claim is either anticipated by, or would have been obvious over, the reference claim(s). See, e.g., In re Berg, 140 F.3d 1428, 46 USPQ2d 1226 (Fed. Cir. 1998); In re Goodman, 11 F.3d 1046, 29 USPQ2d 2010 (Fed. Cir. 1993); In re Longi, 759 F.2d 887, 225 USPQ 645 (Fed. Cir. 1985); In re Van Ornum, 686 F.2d 937, 214 USPQ 761 (CCPA 1982); In re Vogel, 422 F.2d 438, 164 USPQ 619 (CCPA 1970); In re Thorington, 418 F.2d 528, 163 USPQ 644 (CCPA 1969). A timely filed terminal disclaimer in compliance with 37 CFR 1.321(c) or 1.321(d) may be used to overcome an actual or provisional rejection based on nonstatutory double patenting provided the reference application or patent either is shown to be commonly owned with the examined application, or claims an invention made as a result of activities undertaken within the scope of a joint research agreement. See MPEP § 717.02 for applications subject to examination under the first inventor to file provisions of the AIA as explained in MPEP § 2159. See MPEP § 2146 et seq. for applications not subject to examination under the first inventor to file provisions of the AIA . A terminal disclaimer must be signed in compliance with 37 CFR 1.321(b). The filing of a terminal disclaimer by itself is not a complete reply to a nonstatutory double patenting (NSDP) rejection. A complete reply requires that the terminal disclaimer be accompanied by a reply requesting reconsideration of the prior Office action. Even where the NSDP rejection is provisional the reply must be complete. See MPEP § 804, subsection I.B.1. For a reply to a non-final Office action, see 37 CFR 1.111(a). For a reply to final Office action, see 37 CFR 1.113(c). A request for reconsideration while not provided for in 37 CFR 1.113(c) may be filed after final for consideration. See MPEP §§ 706.07(e) and 714.13. The USPTO Internet website contains terminal disclaimer forms which may be used. Please visit www.uspto.gov/patent/patents-forms. The actual filing date of the application in which the form is filed determines what form (e.g., PTO/SB/25, PTO/SB/26, PTO/AIA /25, or PTO/AIA /26) should be used. A web-based eTerminal Disclaimer may be filled out completely online using web-screens. An eTerminal Disclaimer that meets all requirements is auto-processed and approved immediately upon submission. For more information about eTerminal Disclaimers, refer to www.uspto.gov/patents/apply/applying-online/eterminal-disclaimer. Claims 1-20 are rejected on the ground of nonstatutory double patenting as being unpatentable over claims of U.S. Patent No.12,189,555. Although the claims at issue are not identical, they are not patentably distinct from each other because the pending claim only omits limitations of the patented claim. Pending claim 1 reads: A low voltage drive circuit (LVDC) operable to convey data via a bus, the LVDC comprises: a digital to analog input circuit operable to convert transmit digital data into combined analog outbound data, wherein the transmit digital data has a data rate based on a host input clock, and wherein a first portion of the combined analog outbound data has a first oscillation rate based on a first transmit channel clock and a second portion of the combined analog outbound data has a second oscillation rate based on a second transmit channel clock. Patented claim 1 reads: A low voltage drive circuit (LVDC) operable to convey data via a bus, the LVDC comprises: a digital to analog input circuit operable to convert transmit digital data into combined analog outbound data, wherein the transmit digital data has a data rate based on a host input clock, and wherein a first portion of the combined analog outbound data has a first oscillation rate based on a first transmit channel clock and a second portion of the combined analog outbound data has a second oscillation rate based on a second transmit channel clock; a drive sense circuit operable to: convert the combined analog outbound data into an analog transmit signal that is transmitted on the bus; receive an analog receive signal that is transmitted on the bus; and convert the analog receive signal into analog inbound data; and a clock circuit operable to: generate a transmit input clock to synchronize receiving the transmit digital data from a host associated with the host input clock; generate the first transmit channel clock based on the host input clock; and generate the second transmit channel clock based on the host input clock. Conclusion The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Any inquiry concerning this communication or earlier communications from the examiner should be directed to PAUL R MYERS whose telephone number is (571)272-3639. The examiner can normally be reached telework M-F start 7-8 leave 4-5. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Jaweed Abbaszadeh can be reached at 571-270-1640. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /Paul R. MYERS/ Primary Examiner, Art Unit 2176
Read full office action

Prosecution Timeline

Dec 09, 2024
Application Filed
Jun 22, 2026
Non-Final Rejection mailed — §DP (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12681557
SYSTEM-ON-CHIP, ENVIRONMENTAL MONITORING DEVICE COMPRISING THE SYSTEM-ON-CHIP, AND CONTROL SYSTEM
2y 8m to grant Granted Jul 14, 2026
Patent 12657038
MEASUREMENT ERROR REDUCTION IN A PROCESS BUS SYSTEM
2y 0m to grant Granted Jun 16, 2026
Patent 12647108
SEMICONDUCTOR DEVICE AND DELAY CONTROL METHODS
2y 6m to grant Granted Jun 02, 2026
Patent 12639134
METHOD, APPARATUS, ELECTRONIC DEVICE AND STORAGE MEDIUM FOR APPLICATION STATE SYNCHRONIZATION
2y 3m to grant Granted May 26, 2026
Patent 12639118
MANAGING CURRENT CONSUMPTION IN A MACHINE LEARNING ACCELERATOR
2y 1m to grant Granted May 26, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

1-2
Expected OA Rounds
79%
Grant Probability
93%
With Interview (+13.5%)
2y 6m (~10m remaining)
Median Time to Grant
Low
PTA Risk
Based on 776 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month