Prosecution Insights
Last updated: July 17, 2026
Application No. 18/978,383

PLACEMENT OF COMPUTE AND MEMORY FOR ACCELERATED DEEP LEARNING

Non-Final OA §102§OTHER§Other
Filed
Dec 12, 2024
Priority
Oct 30, 2019 — provisional 62/928,198 +3 more
Examiner
DALEY, CHRISTOPHER ANTHONY
Art Unit
2184
Tech Center
2100 — Computer Architecture & Software
Assignee
Cerebras Systems Inc.
OA Round
1 (Non-Final)
84%
Grant Probability
Favorable
1-2
OA Rounds
1y 0m
Est. Remaining
94%
With Interview

Examiner Intelligence

Grants 84% — above average
84%
Career Allowance Rate
697 granted / 831 resolved
+28.9% vs TC avg
Moderate +10% lift
Without
With
+10.5%
Interview Lift
resolved cases with interview
Typical timeline
2y 7m
Avg Prosecution
10 currently pending
Career history
837
Total Applications
across all art units

Statute-Specific Performance

§101
0.4%
-39.6% vs TC avg
§103
75.0%
+35.0% vs TC avg
§102
12.6%
-27.4% vs TC avg
§112
0.8%
-39.2% vs TC avg
Black line = Tech Center average estimate • Based on career data from 831 resolved cases

Office Action

§102 §OTHER §Other
Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Claims 46 - 65 are pending. Claim Rejections - 35 USC § 102 In the event the determination of the status of the application as subject to AIA 35 U.S.C. 102 and 103 (or as subject to pre-AIA 35 U.S.C. 102 and 103) is incorrect, any correction of the statutory basis (i.e., changing from AIA to pre-AIA ) for the rejection will not be considered a new ground of rejection if the prior art relied upon, and the rationale supporting the rejection, would be the same under either status. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action: A person shall be entitled to a patent unless – (a)(1) the claimed invention was patented, described in a printed publication, or in public use, on sale, or otherwise available to the public before the effective filing date of the claimed invention. Claim(s) 46, and 56 are rejected under 35 U.S.C. 102a1 as being anticipated by Bernat et al (US11880714) hereinafter Bernat. As to claim 46, Bernat discloses a method comprising: determining one or more costs associated with processing computations of one or more model layers of a model (Fig. 2 illustrates a computing system comprising accelerator modules such as 224 to comprise said model. Module 112 is a compute selection element that enable the selection of accelerator elements based on cost, see Fig. 3, and step 330, COL. 8, lines 15 – 35); identifying, based on the one or more costs, a compute fabric region of an integrated circuit comprising a plurality of processing elements used to implement the one or more model layers based on the one or more costs (Fig. 2, where the selected accelerators are coupled in via the module 216 comprising the connecting fabric, COL. 5, lines 30 – 45); and allocating the processing computations of the one or more model layers to the compute fabric region. (Fig. 2, and module 218 that comprises the host fabric interface, COL. 5, line 47 – COL. 6, line 10). As to claim 56, Bernat discloses a system comprising: a compute fabric (Fig. 2, and module 218 comprising a soc with the host fabric interface, COL. 5, lines 30 – 45); and processing circuitry configured to: determine one or more costs associated with processing computations of one or more model layers of a model ( Module 112 of Fig. 2 is a compute selection element that enable the selection of accelerator elements based on cost , see Fig. 3, and step 330, COL. 8, lines 15 – 35); identify, based on the one or more costs, a compute fabric region, of the compute fabric, comprising a plurality of processing elements used to implement the one or more model layers based on the one or more costs (Fig. 2, where the selected accelerators are coupled in via the module 216 comprising the connecting fabric, COL. 5, lines 30 – 45) ; and allocate the processing computations of the one or more model layers to the compute fabric region (Fig. 2, and module 218 that comprises the host fabric interface , COL. 5, line 47 – COL. 6, line 10). Allowable Subject Matter Claims 47 – 55, 57 – 65 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims. Conclusion The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. US20210103544, US20200089535, and US11188382 among other teach the efficient management of computing resources in a machine learning system. Any inquiry concerning this communication or earlier communications from the examiner should be directed to CHRISTOPHER ANTHONY DALEY whose telephone number is (571)272-3625. The examiner can normally be reached 7 - 3:30 pm. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Dr. Henry Tsai can be reached at 571 2724176. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /C.A.D/Examiner, Art Unit 2184 /HENRY TSAI/Supervisory Patent Examiner, Art Unit 2184
Read full office action

Prosecution Timeline

Dec 12, 2024
Application Filed
May 05, 2026
Non-Final Rejection mailed — §102, §OTHER, §Other (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12681883
STACKED DEVICE SYSTEM
1y 9m to grant Granted Jul 14, 2026
Patent 12659054
DATA TRANSMISSION EFFICIENCY ANALYZING METHOD, SYSTEM THEREOF AND COMPUTER READABLE RECORDING MEDIUM
2y 5m to grant Granted Jun 16, 2026
Patent 12657147
INTERFACE CIRCUIT AND METHOD
2y 2m to grant Granted Jun 16, 2026
Patent 12645623
STREAMING SCAN NETWORK LATENCY BALANCING TO REDUCE COST OF TESTING IDENTICAL REPLICATED BLOCKS
2y 0m to grant Granted Jun 02, 2026
Patent 12639103
QUEUE BYPASSING INTERRUPT HANDLING
4y 9m to grant Granted May 26, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

1-2
Expected OA Rounds
84%
Grant Probability
94%
With Interview (+10.5%)
2y 7m (~1y 0m remaining)
Median Time to Grant
Low
PTA Risk
Based on 831 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month