Prosecution Insights
Last updated: October 26, 2026
Application No. 18/978,857

RECEIVER CIRCUIT AND A METHOD OF OPERATING THE SAME

Non-Final OA §102
Filed
Dec 12, 2024
Priority
Jan 26, 2024 — RE 10-2024-0012375
Examiner
HOUSTON, ADAM D
Art Unit
2836
Tech Center
2800 — Semiconductors & Electrical Systems
Assignee
Samsung Electronics Co., Ltd.
OA Round
1 (Non-Final)
89%
Grant Probability
Favorable
1-2
OA Rounds
0m
Est. Remaining
87%
With Interview

Examiner Intelligence

Grants 89% — above average
89%
Career Allowance Rate
573 granted / 644 resolved
+21.0% vs TC avg
Minimal -2% lift
Without
With
+-1.7%
Interview Lift
resolved cases with interview
Fast prosecutor
1y 9m
Avg Prosecution
8 currently pending
Career history
652
Total Applications
across all art units

Statute-Specific Performance

§101
2.7%
-37.3% vs TC avg
§103
42.7%
+2.7% vs TC avg
§102
43.5%
+3.5% vs TC avg
§112
6.9%
-33.1% vs TC avg
Black line = Tech Center average estimate • Based on career data from 644 resolved cases

Office Action

§102
DETAILED ACTION Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Claim Rejections - 35 USC § 102 The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action: A person shall be entitled to a patent unless – (a)(2) the claimed invention was described in a patent issued under section 151, or in an application for patent published or deemed published under section 122(b), in which the patent or application, as the case may be, names another inventor and was effectively filed before the effective filing date of the claimed invention. Claim 1 is rejected under 35 U.S.C. 102(a)(2) as being anticipated by US 2023/0268908 (Qi). For claim 1, Qi figure 2 teaches a receiver circuit comprising: a first stage circuit (204 and 206) configured to receive a first input differential signal through a first input terminal and a second input differential signal through a second input terminal different from the first input terminal (see, e.g., para [0020], “Examples of transmission paths that may be used in channel 110 include differential signaling paths made up of pairs of conductive wires, single conductive paths, coaxial cable paths and other transmission-line paths, paths on printed circuit boards, combinations of such paths, or other suitable communications link paths.”), and perform a waveform adjustment operation or amplification operation on the first and second input differential signals (see, specification, the paths adjust the duty cycle of the signal); a replica circuit (the scaled down replica, 214 and 216) configured to receive a common mode voltage related to the first and second input differential signals, and perform a waveform adjustment operation or amplification operation on the common mode voltage; a multiplexer (220) that is configured to output one of an output of the first stage circuit and an output of the replica circuit as first and second intermediate differential signals based on an offset calibration enable signal (the loop select signal from 202); and an offset calibration logic configured to receive a digital signal generated based on the first and second intermediate differential signals, and perform an offset calibration operation based on the digital signal (see, e.g., para [0023], “ the comparator is an auto-zero comparator with built-in offset calibration.”). Allowable Subject Matter Claims 2-12 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims. Claims 13-21 are allowed. The following is a statement of reasons for the indication of allowable subject matter: none of the prior art teaches the limitation of how to implement its components at a transistor level. Conclusion Any inquiry concerning this communication or earlier communications from the examiner should be directed to ADAM D HOUSTON whose telephone number is (571)270-3901. The examiner can normally be reached M-F 10-7 CST. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Regis Betsch can be reached at (571) 270-7101. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /ADAM D HOUSTON/ Primary Examiner, Art Unit 2836
Read full office action

Prosecution Timeline

Dec 12, 2024
Application Filed
Oct 13, 2026
Non-Final Rejection mailed — §102 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12771335
HIGH-FREQUENCY CIRCUIT AND COMMUNICATION DEVICE
1y 7m to grant Granted Oct 20, 2026
Patent 12763778
Delay Lock Loop Circuits and Methods for Operating Same
2y 3m to grant Granted Oct 13, 2026
Patent 12763681
POWER CONVERTER WITH MODULAR STAGES CONNECTED BY FLOATING TERMINALS
1y 2m to grant Granted Oct 13, 2026
Patent 12755932
HIGH POWER GENERATOR AND METHOD OF SUPPLYING HIGH POWER PULSES
2y 1m to grant Granted Oct 06, 2026
Patent 12755933
HIGH POWER GENERATOR AND METHOD OF SUPPLYING HIGH POWER PULSES
2y 1m to grant Granted Oct 06, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

1-2
Expected OA Rounds
89%
Grant Probability
87%
With Interview (-1.7%)
1y 9m (~0m remaining)
Median Time to Grant
Low
PTA Risk
Based on 644 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month