DETAILED ACTION
Notice of Pre-AIA or AIA Status
The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA .
This Office Action is in response to the preliminary amendment filed December 12, 2024. Claims 1-250 have been cancelled. Claims 251-282 have been added. Claims 251-282 remain pending.
Double Patenting
The nonstatutory double patenting rejection is based on a judicially created doctrine grounded in public policy (a policy reflected in the statute) so as to prevent the unjustified or improper timewise extension of the “right to exclude” granted by a patent and to prevent possible harassment by multiple assignees. A nonstatutory double patenting rejection is appropriate where the conflicting claims are not identical, but at least one examined application claim is not patentably distinct from the reference claim(s) because the examined application claim is either anticipated by, or would have been obvious over, the reference claim(s). See, e.g., In re Berg, 140 F.3d 1428, 46 USPQ2d 1226 (Fed. Cir. 1998); In re Goodman, 11 F.3d 1046, 29 USPQ2d 2010 (Fed. Cir. 1993); In re Longi, 759 F.2d 887, 225 USPQ 645 (Fed. Cir. 1985); In re Van Ornum, 686 F.2d 937, 214 USPQ 761 (CCPA 1982); In re Vogel, 422 F.2d 438, 164 USPQ 619 (CCPA 1970); In re Thorington, 418 F.2d 528, 163 USPQ 644 (CCPA 1969).
A timely filed terminal disclaimer in compliance with 37 CFR 1.321(c) or 1.321(d) may be used to overcome an actual or provisional rejection based on nonstatutory double patenting provided the reference application or patent either is shown to be commonly owned with the examined application, or claims an invention made as a result of activities undertaken within the scope of a joint research agreement. See MPEP § 717.02 for applications subject to examination under the first inventor to file provisions of the AIA as explained in MPEP § 2159. See MPEP § 2146 et seq. for applications not subject to examination under the first inventor to file provisions of the AIA . A terminal disclaimer must be signed in compliance with 37 CFR 1.321(b).
The filing of a terminal disclaimer by itself is not a complete reply to a nonstatutory double patenting (NSDP) rejection. A complete reply requires that the terminal disclaimer be accompanied by a reply requesting reconsideration of the prior Office action. Even where the NSDP rejection is provisional the reply must be complete. See MPEP § 804, subsection I.B.1. For a reply to a non-final Office action, see 37 CFR 1.111(a). For a reply to final Office action, see 37 CFR 1.113(c). A request for reconsideration while not provided for in 37 CFR 1.113(c) may be filed after final for consideration. See MPEP §§ 706.07(e) and 714.13.
The USPTO Internet website contains terminal disclaimer forms which may be used. Please visit www.uspto.gov/patent/patents-forms. The actual filing date of the application in which the form is filed determines what form (e.g., PTO/SB/25, PTO/SB/26, PTO/AIA /25, or PTO/AIA /26) should be used. A web-based eTerminal Disclaimer may be filled out completely online using web-screens. An eTerminal Disclaimer that meets all requirements is auto-processed and approved immediately upon submission. For more information about eTerminal Disclaimers, refer to www.uspto.gov/patents/apply/applying-online/eterminal-disclaimer.
Claims 251-282 are rejected on the ground of nonstatutory double patenting as being unpatentable over claims 1-76 of U.S. Patent No. 12,205,598 in view of Morii et al (US Patent Application No. 2011/0137661). The claims of 12,205,598 fail to claim implementing modified discrete cosine transformation (MDCT). However, applying MDCT in audio coding/decoding was well known in digital signal processing. In a similar art of endeavor, Morii teaches audio encoding and decoding utilizing MDCT [para 0032] processing, and teaches the system provides for more efficient quantization in stereo coding [para 0015]. Therefore, one having ordinary skill in the art at the time of the invention would have recognized the advantages of implementing MDCT processing, as suggested by Morii, in the system of 12,205,598, for the purpose of providing more efficient quantization, and thereby improve performance of the coding/decoding system.
Claims of 18/979,084
Claims of 12,205,598
251. A device for encoding a stereo sound signal, comprising: at least one processor; and a memory coupled to the processor and storing non-transitory instructions that when executed cause the processor to implement: a first stereo encoder of the stereo sound signal using a first stereo mode operating in modified discrete cosine transform (MDCT) domain, wherein the first MDCT stereo mode, in MDCT frames of the stereo sound signal, (a) produces a first down-processed signal and (b) uses first data structures and memories; a second stereo encoder of the stereo sound signal using a second stereo mode operating in frequency domain (FD), wherein the second FD stereo mode, in FD frames of the stereo sound signal, (a) produces a second down-mixed signal and (b) uses second data structures and memories; and a controller of switching between (i) the first MDCT stereo mode and first stereo encoder, and (ii) the second FD stereo mode and second stereo encoder to code the stereo sound signal in MDCT domain or frequency domain; wherein, upon switching from one of the first MDCT and second FD stereo modes to the other of the first MDCT and second FD stereo modes, the stereo mode switching controller recalculates at least one length of down-processed or down-mixed signal in a current frame of the stereo sound signal, wherein the recalculated down-processed signal length in the first MDCT stereo mode is different from the recalculated down-mixed signal length in the second FD stereo mode.
252. A stereo sound signal encoding device as recited in claim 251, wherein the second FD stereo mode is a discrete Fourier transform (DFT) stereo mode.
253. A stereo sound signal encoding device as recited in claim 252, wherein, upon switching from one of the first MDCT and second DFT stereo modes to the other of the first MDCT and second DFT stereo modes, the stereo mode switching controller allocates/deallocates data structures to/from the first MDCT and second DFT stereo modes depending on a current stereo mode, to reduce memory impact by maintaining only those data structures that are employed in the current frame.
254. A stereo sound signal encoding device as recited in claim 252, wherein, upon switching from the first MDCT stereo mode to the second DFT stereo mode, the second stereo encoder continues a core-encoding operation in a DFT stereo frame following a MDCT stereo frame with memories of one of left and right channel core-encoders.
255. A stereo sound signal encoding device as recited in claim 252, wherein the stereo mode switching controller uses stereo-related parameters from the said one stereo mode to update stereo-related parameters of the said other stereo mode upon switching from the said one stereo mode to the said other stereo mode.
256. A stereo sound signal encoding device as recited in claim 252, wherein the stereo mode switching controller, upon switching from the first MDCT stereo mode to the second DFT stereo mode, updates in a DFT frame following a MDCT frame a DFT synthesis memory using MDCT stereo memories corresponding to one of left and right channels of the MDCT frame.
257. A stereo sound signal encoding device as recited in claim 252, wherein, upon switching from the second DFT stereo mode to the first MDCT stereo mode, the stereo mode switching controller re-computes in a current MDCT frame a length of the down-processed signal which is longer in one of left and right channels of the stereo sound signal with respect to a recomputed length of the down-processed signal in the other one of the left and right channels.
258. A stereo sound signal encoding device as recited in claim 252, wherein, upon switching from the second DFT stereo mode to the first MDCT stereo mode, the stereo mode switching controller cross-fades a recalculated one of left and right channels of the stereo sound signal and a DFT mid-channel m of a DFT stereo channel to re-compute the said one of the left and right channels of the stereo sound signal in a first MDCT frame following a DFT frame.
259. A stereo sound signal encoding device as recited in claim 258, wherein the stereo mode switching controller recalculates, in the DFT frame preceding the MDCT frame, a first length of one of the left and right channels and a second length of the other one of the left and right channels, and wherein the first length is shorter than the second length.
1. A device for encoding a stereo sound signal, comprising: a first stereo encoder of the stereo sound signal using a first stereo mode operating in time domain (TD), wherein the first TD stereo mode, in TD frames of the stereo sound signal, (a) produces a first down-mixed signal and (b) uses first data structures and memories; a second stereo encoder of the stereo sound signal using a second stereo mode operating in frequency domain (FD), wherein the second FD stereo mode, in FD frames of the stereo sound signal, (a) produces a second down-mixed signal and (b) uses second data structures and memories; and a controller of switching between (i) the first TD stereo mode and first stereo encoder, and (ii) the second FD stereo mode and second stereo encoder to code the stereo sound signal in time domain or frequency domain, wherein, upon switching from one of the first TD and second FD stereo modes to the other of the first TD and second FD stereo modes, the stereo mode switching controller recalculates at least one length of down-mixed signal in a current frame of the stereo sound signal, and wherein the recalculated down-mixed signal length in the first TD stereo mode is different from the recalculated down-mixed signal length in the second FD stereo mode.
2. The device as recited in claim 1, wherein the second FD stereo mode is a discrete Fourier transform (DFT) stereo mode.
3. The device as recited in claim 2, wherein, upon switching from one of the first TD and second DFT stereo modes to the other of the first TD and second DFT stereo modes, the stereo mode switching controller allocates/deallocates data structures to/from the first TD and second DFT stereo modes depending on a current stereo mode, to reduce memory impact by maintaining only those data structures that are employed in the current frame.
4. The device as recited in claim 3, wherein, upon switching from the first TD stereo mode to the second DFT stereo mode, the stereo mode switching controller deallocates TD stereo related data structures.
5. The device as recited in claim 4, wherein the TD stereo related data structures comprise a TD stereo data structure and/or data structures of a core-encoder of the first stereo encoder.
6. The device as recited in claim 2, wherein, upon switching from the first TD stereo mode to the second DFT stereo mode, the second stereo encoder continues a core-encoding operation in a DFT stereo frame following a TD stereo frame with memories of a primary channel PCh core-encoder.
7. The device as recited in claim 2, wherein the stereo mode switching controller uses stereo-related parameters from the said one stereo mode to update stereo-related parameters of the said other stereo mode upon switching from the said one stereo mode to the said other stereo mode.
8. The device as recited in claim 7, wherein the stereo-related parameters comprise a side gain and an Inter-Channel Time Delay (ITD) parameter of the second DFT stereo mode and a target gain and correlation lags of the first TD stereo mode.
9. The device as recited in claim 2, wherein the stereo mode switching controller updates a DFT analysis memory every TD frame by storing samples related to a last time period of a current TD frame.
10. The device as recited in claim 2, wherein the stereo mode switching controller maintains DFT related memories during TD frames.
11. The device as recited in claim 2, wherein the stereo mode switching controller, upon switching from the first TD stereo mode to the second DFT stereo mode, updates in a DFT frame following a TD frame a DFT synthesis memory using TD stereo memories corresponding to a primary channel PCh of the TD frame.
12. The device as recited in claim 2, wherein the stereo mode switching controller maintains a Finite Impulse Response (FIR) resampling filter memory during DFT frames of the stereo sound signal, and wherein the stereo mode switching controller updates in every DFT frame the FIR resampling filter memory used in a primary channel PCh in the first stereo encoder, using a segment of a mid-channel m before a last segment of first length of the mid-channel m in the DFT frame.
13. The device as recited in claim 12, wherein the stereo mode switching controller populates a FIR resampling filter memory used in a secondary channel SCh in the first stereo encoder, differently with respect to the update of the FIR resampling filter memory used in the primary channel PCh in the first stereo encoder.
14. The device as recited in claim 13, wherein the stereo mode switching controller updates in a current TD frame the FIR resampling filter memory used in the secondary channel SCh in the first stereo encoder, by populating the FIR resampling filter memory using a segment of a mid-channel m in the DFT frame before a last segment of second length of the mid-channel m.
15. The device as recited in claim 2, wherein, upon switching from the second DFT stereo mode to the first TD stereo mode, the stereo mode switching controller re-computes in a current TD frame a length of the down-mixed signal which is longer in a secondary channel SCh with respect to a recomputed length of the down-mixed signal in a primary channel PCh.
16. The device as recited in claim 2, wherein, upon switching from the second DFT stereo mode to the first TD stereo mode, the stereo mode switching controller cross-fades a recalculated primary channel PCh and a DFT mid-channel m of a DFT stereo channel to re-compute a primary down-mixed channel PCh in a first TD frame following a DFT frame.
17. The device as recited in claim 2, wherein, upon switching from the second DFT stereo mode to the first TD stereo mode, the stereo mode switching controller recalculates an ICA memory of a left I and right r channels corresponding to a DFT frame preceding a TD frame.
18. The device as recited in claim 17, wherein the stereo mode switching controller recalculates primary PCh and secondary SCh channels of the DFT frame by down-mixing the ICA-processed channels I and r using a stereo mixing ratio of the DFT frame.
19. The device as recited in claim 18, wherein the stereo mode switching controller recalculates a shorter length of secondary channel SCh when there is no stereo mode switching.
20. The device as recited in claim 18, wherein the stereo mode switching controller recalculates, in the DFT frame preceding the TD frame, a first length of primary channel PCh and a second length of secondary channel SCh, and wherein the first length is shorter than the second length.
21. The device as recited in claim 2, wherein the stereo mode switching controller stores two values of a pre-emphasis filter memory in every DFT frame of the stereo sound signal.
22. The device as recited in claim 2, further comprising: secondary SCh channel core-encoder data structures, wherein, upon switching from the second DFT stereo mode to the first TD stereo mode, the stereo mode switching controller resets or estimates the secondary channel SCh core-encoder data structures based on primary PCh channel core-encoder data structures.
260. A device for decoding a stereo sound signal, comprising: at least one processor; and a memory coupled to the processor and storing non-transitory instructions that when executed cause the processor to implement: a first stereo decoder of the stereo sound signal using a first stereo mode operating in modified discrete cosine transform (MDCT), wherein the first stereo decoder, in MDCT frames of the stereo sound signal, (a) decodes a down-processed signal and (b) uses first data structures and memories; a second stereo decoder of the stereo sound signal using a second stereo mode operating in frequency domain (FD), wherein the second stereo decoder, in FD frames of the stereo sound signal, (a) decodes a second down-mixed signal and (b) uses second data structures and memories; and a controller of switching between (i) the first MDCT stereo mode and first stereo decoder and (ii) the second FD stereo mode and second stereo decoder; wherein, upon switching from one of the first MDCT and second FD stereo modes to the other of the first MDCT and second FD stereo modes, the stereo mode switching controller recalculates at least one length of down-processed or down-mixed signal in a current frame of the stereo sound signal, wherein the recalculated down-processed signal length in the first MDCT stereo mode is different from the recalculated down-mixed signal length in the second FD stereo mode.
261. A stereo sound signal decoding device as recited in claim 260, wherein the second FD stereo mode is a discrete Fourier transform (DFT) stereo mode.
262. A stereo sound signal decoding device as recited in claim 261, wherein the stereo mode switching controller allocates/deallocates data structures to/from the first MDCT and second DFT stereo modes depending on a current stereo mode, to reduce a static memory impact by maintaining only those data structures that are employed in the current frame.
263. A stereo sound signal decoding device as recited in claim 261, wherein the stereo mode switching controller updates DFT stereo synthesis memories in every MDCT stereo frame.
264. A stereo sound signal decoding device as recited in claim 261, wherein the stereo mode switching controller cross-fades a MDCT stereo aligned and synchronized synthesis with a DFT stereo aligned and synchronized synthesis to smooth transition upon switching from a MDCT frame to a DFT frame.
265. A stereo sound signal decoding device as recited in claim 261, wherein the stereo mode switching controller updates MDCT stereo synthesis memories during DFT frames in case a next frame is a MDCT frame.
23. A device for decoding a stereo sound signal, comprising: a first stereo decoder of the stereo sound signal using a first stereo mode operating in time domain (TD), wherein the first stereo decoder, in TD frames of the stereo sound signal, (a) decodes a down-mixed signal and (b) uses first data structures and memories; a second stereo decoder of the stereo sound signal using a second stereo mode operating in frequency domain (FD), wherein the second stereo decoder, in FD frames of the stereo sound signal, (a) decodes a second down-mixed signal and (b) uses second data structures and memories; and a controller of switching between (i) the first TD stereo mode and first stereo decoder and (ii) the second FD stereo mode and second stereo decoder, wherein, upon switching from one of the first TD and second FD stereo modes to the other of the first TD and second FD stereo modes, the stereo mode switching controller recalculates at least one length of down-mixed signal in a current frame of the stereo sound signal, and wherein the recalculated down-mixed signal length in the first TD stereo mode is different from the recalculated down-mixed signal length in the second FD stereo mode.
24. The device as recited in claim 23, wherein the second FD stereo mode is a discrete Fourier transform (DFT) stereo mode.
25. The device as recited in claim 24, wherein the first TD stereo mode uses first processing delays, the second DFT stereo mode uses second processing delays, and the first and second processing delays are different and comprise resampling and up-mixing processing delays.
26. The device as recited in claim 24, wherein the stereo mode switching controller allocates/deallocates data structures to/from the first TD and second DFT stereo modes depending on a current stereo mode, to reduce a static memory impact by maintaining only those data structures that are employed in the current frame.
27. The device as recited in claim 24, wherein, upon receiving a first DFT frame following a TD frame, the stereo mode switching controller resets a DFT stereo data structure.
28. The device as recited in claim 24, wherein, upon receiving a first TD frame following a DFT frame, the stereo mode switching controller resets a TD stereo data structure.
29. The device as recited in claim 24, wherein the stereo mode switching controller updates DFT stereo OLA memory buffers in every TD stereo frame.
30. The device as recited in claim 24, wherein the stereo mode switching controller updates DFT stereo analysis memories, and wherein, upon receiving a first DFT frame following a TD frame, the stereo mode switching controller uses a number of last samples of a primary channel PCh and a secondary channel SCh of the TD frame to update in the DFT frame the DFT stereo analysis memories of a DFT stereo mid-channel m and side channel s, respectively.
31. The device as recited in claim 24, wherein the stereo mode switching controller updates DFT stereo synthesis memories in every TD stereo frame.
32. The device as recited in claim 31, wherein, for updating the DFT stereo synthesis memories and for an ACELP core, the stereo mode switching controller reconstructs in every TD frame a first part of the DFT stereo synthesis memories by cross-fading (a) a CLDFB-based resampled and TD up-mixed left and right channel synthesis and (b) a reconstructed resampled and up-mixed left and right channel synthesis.
33. The device as recited in claim 24, wherein the stereo mode switching controller cross-fades a TD aligned and synchronized synthesis with a DFT stereo aligned and synchronized synthesis to smooth transition upon switching from a TD frame to a DFT frame.
34. The device as recited in claim 24, wherein the coding mode switching controller updates TD stereo synthesis memories during DFT frames in case a next frame is a TD frame.
35. The device as recited in claim 24, wherein, upon switching from a DFT frame to a TD frame, the stereo mode switching controller resets memories of a core-decoder of a secondary channel SCh in the first stereo decoder.
36. The device as recited in claim 24, wherein, upon switching from a DFT frame to a TD frame, the stereo mode switching controller suppresses discontinuities and differences between DFT and TD stereo up-mixed channels using signal energy equalization.
37. The device as recited in claim 24, wherein the stereo mode switching controller reconstructs a TD stereo up-mixed synchronized synthesis, and wherein the stereo mode switching controller uses the following operations (a) to (e) for both a left channel and a right channel to reconstruct the TD stereo up-mixed synchronized synthesis: (a) redressing a DFT stereo OLA synthesis memory; (b) reusing a DFT stereo up-mixed synchronization synthesis memory as a first part of the TD stereo up-mixed synchronized synthesis; (c) approximating a second part of the TD stereo up-mixed synchronized synthesis using the redressed DFT stereo OLA synthesis memory; and (d) smoothing a transition between the DFT stereo up-mixed synchronization synthesis memory and a TD stereo synchronized up-mixed synthesis at the beginning of the TD stereo synchronized up-mixed synthesis by cross-fading the redressed DFT stereo OLA synthesis memory with the TD stereo synchronized up-mixed synthesis.
266. A method for encoding a stereo sound signal, comprising: providing a first stereo encoder of the stereo sound signal using a first stereo mode operating in modified discrete cosine transform (MDCT) domain, wherein the first MDCT stereo mode, in MDCT frames of the stereo sound signal, (a) produces a first down-processed signal and (b) uses first data structures and memories; providing a second stereo encoder of the stereo sound signal using a second stereo mode operating in frequency domain (FD), wherein the second FD stereo mode, in FD frames of the stereo sound signal, (a) produces a second down-mixed signal and (b) uses second data structures and memories; and controlling switching between (i) the first MDCT stereo mode and first stereo encoder, and (ii) the second FD stereo mode and second stereo encoder to code the stereo sound signal in MDCT domain or frequency domain; wherein, upon switching from one of the first MDCT and second FD stereo modes to the other of the first MDCT and second FD stereo modes, controlling stereo mode switching comprises recalculating at least one length of down-processed or down-mixed signal in a current frame of the stereo sound signal, wherein the recalculated down-processed signal length in the first MDCT stereo mode is different from the recalculated down-mixed signal length in the second FD stereo mode.
267. A stereo sound signal encoding method as recited in claim 266, wherein the second FD stereo mode is a discrete Fourier transform (DFT) stereo mode.
268. A stereo sound signal encoding method as recited in claim 267, wherein, upon switching from one of the first MDCT and second DFT stereo modes to the other of the first MDCT and second DFT stereo modes, controlling stereo mode switching comprises allocating/deallocating data structures to/from the first MDCT and second DFT stereo modes depending on a current stereo mode, to reduce memory impact by maintaining only those data structures that are employed in the current frame.
269. A stereo sound signal encoding method as recited in claim 267, wherein, upon switching from the first MDCT stereo mode to the second DFT stereo mode, the second stereo encoder continues a core-encoding operation in a DFT stereo frame following a MDCT stereo frame with memories of one of left and right channel core-encoders.
270. A stereo sound signal encoding method as recited in claim 267, wherein controlling stereo mode switching comprises using stereo-related parameters from the said one stereo mode to update stereo-related parameters of the said other stereo mode upon switching from the said one stereo mode to the said other stereo mode.
271. A stereo sound signal encoding method as recited in claim 267, wherein controlling stereo mode switching comprises, upon switching from the first MDCT stereo mode to the second DFT stereo mode, updating in a DFT frame following a MDCT frame a DFT synthesis memory using MDCT stereo memories corresponding to one of left and right channels of the MDCT frame.
272. A stereo sound signal encoding method as recited in claim 267, wherein, upon switching from the second DFT stereo mode to the first MDCT stereo mode, controlling stereo mode switching comprises re-computing in a current MDCT frame a length of the down-processed signal which is longer in one of left and right channels of the stereo sound signal with respect to a recomputed length of the down-processed signal in the other one of the left and right channels.
273. A stereo sound signal encoding method as recited in claim 267, wherein, upon switching from the second DFT stereo mode to the first MDCT stereo mode, controlling stereo mode switching comprises cross-fading a recalculated one of left and right channels of the stereo sound signal and a DFT mid-channel m of a DFT stereo channel to re-compute the said one of the left and right channels of the stereo sound signal in a first MDCT frame following a DFT frame.
274. A stereo sound signal encoding method as recited in claim 273, wherein controlling stereo mode switching comprises recalculating, in the DFT frame preceding the MDCT frame, a first length of one of the left and right channels and a second length of the other one of the left and right channels, and wherein the first length is shorter than the second length.
38. A method for encoding a stereo sound signal, comprising: providing a first stereo encoder of the stereo sound signal using a first stereo mode operating in time domain (TD), wherein the first TD stereo mode, in TD frames of the stereo sound signal, (a) produces a first down-mixed signal and (b) uses first data structures and memories; providing a second stereo encoder of the stereo sound signal using a second stereo mode operating in frequency domain (FD), wherein the second FD stereo mode, in FD frames of the stereo sound signal, (a) produces a second down-mixed signal and (b) uses second data structures and memories; and controlling switching between (i) the first TD stereo mode and first stereo encoder, and (ii) the second FD stereo mode and second stereo encoder to code the stereo sound signal in time domain or frequency domain, wherein, upon switching from one of the first TD and second FD stereo modes to the other of the first TD and second FD stereo modes, controlling stereo mode switching comprises recalculating at least one length of down-mixed signal in a current frame of the stereo sound signal, and wherein the recalculated down-mixed signal length in the first TD stereo mode is different from the recalculated down-mixed signal length in the second FD stereo mode.
39. The method as recited in claim 38, wherein the second FD stereo mode is a discrete Fourier transform (DFT) stereo mode.
40. The method as recited in claim 39, wherein, upon switching from the said one of the first TD and second DFT stereo modes to the said other of the first TD and second DFT stereo modes, controlling stereo mode switching comprises maintaining continuity of at least one of the following signals: an input stereo signal including left and right channels; a mid-channel used in the second DFT stereo mode; a primary channel and a secondary channel used in the first TD stereo mode; a down-mixed signal used in pre-processing; and a down-mixed signal used in core encoding.
41. The method as recited in claim 39, wherein, upon switching from the said one of the first TD and second DFT stereo modes to the said other of the first TD and second DFT stereo modes, controlling stereo mode switching comprises allocating/deallocating data structures to/from the first TD and second DFT stereo modes depending on a current stereo mode, to reduce memory impact by maintaining only those data structures that are employed in the current frame.
42. The method as recited in claim 41, wherein, upon switching from the first TD stereo mode to the second DFT stereo mode, controlling stereo mode switching comprises deallocating TD stereo related data structures, and wherein the TD stereo related data structures comprise a TD stereo data structure and/or data structures of a core-encoder of the first stereo encoder.
43. The method as recited in claim 39, wherein, upon switching from the first TD stereo mode to the second DFT stereo mode, the second stereo encoder continues a core-encoding operation in a DFT frame following a TD frame with memories of a primary channel PCh core-encoder.
44. The method as recited in claim 39, wherein controlling stereo mode switching comprises using stereo-related parameters from the said one stereo mode to update stereo-related parameters of the said other stereo mode upon switching from the said one stereo mode to the said other stereo mode.
45. The method as recited in claim 44, wherein controlling stereo mode switching comprises transferring the stereo-related parameters between data structures, and wherein the stereo-related parameters comprise a side gain and an Inter-Channel Time Delay (ITD) parameter of the second DFT stereo mode and a target gain and correlation lags of the first TD stereo mode.
46. The method as recited in claim 39, wherein controlling stereo mode switching comprises updating a DFT analysis memory every TD stereo frame by storing samples related to a last time period of a current TD stereo frame.
47. The method as recited in claim 39, wherein controlling stereo mode switching comprises maintaining DFT related memories during TD stereo frames.
48. The method as recited in claim 39, wherein controlling stereo mode switching comprises, upon switching from the first TD stereo mode to the second DFT stereo mode, updating in a DFT frame following a TD frame a DFT synthesis memory using TD stereo memories corresponding to a primary channel PCh of the TD frame.
49. The method as recited in claim 39, wherein controlling stereo mode switching comprises maintaining a Finite Impulse Response (FIR) resampling filter memory during DFT frames.
50. The method as recited in claim 49, wherein controlling stereo mode switching comprises updating in every DFT frame the FIR resampling filter memory used in a primary channel PCh in the first stereo encoder, using a segment of a mid-channel m before a last segment of first length of the mid-channel m in the DFT frame.
51. The method as recited in claim 49, wherein controlling switching comprises populating a FIR resampling filter memory used in a secondary channel SCh in the first stereo encoder, differently with respect to the update of the FIR resampling filter memory used in the primary channel PCh in the first stereo encoder.
52. The method as recited in claim 51, wherein controlling stereo mode switching comprises updating in a current TD frame the FIR resampling filter memory used in the secondary channel SCh in the first stereo encoder, by populating the FIR resampling filter memory using a segment of a mid-channel m in the DFT frame before a last segment of second length of the mid-channel m.
53. The method as recited in claim 39, wherein, upon switching from the second DFT stereo mode to the first TD stereo mode, controlling stereo mode switching comprises re-computing in a current TD frame a length of the down-mixed signal which is longer in a secondary channel SCh with respect to a recomputed length of the down-mixed signal in a primary channel PCh.
54. The method as recited in claim 39, wherein, upon switching from the second DFT stereo mode to the first TD stereo mode, controlling stereo mode switching comprises cross-fading a recalculated primary channel PCh and a DFT mid-channel m of a DFT channel to re-compute a primary down-mixed channel PCh in a first TD frame following a DFT frame.
55. The method as recited in claim 39, wherein, upon switching from the second DFT stereo mode to the first TD stereo mode, controlling stereo mode switching comprises recalculating an ICA memory of the left I and right r channels corresponding to a DFT frame preceding a TD frame.
56. The method as recited in claim 55, wherein controlling stereo mode switching comprises recalculating primary PCh and secondary SCh channels of the DFT frame by down-mixing the ICA-processed channels I and r using a stereo mixing ratio of the DFT frame.
57. The method as recited in claim 56, wherein controlling stereo mode switching comprises recalculating a shorter length of secondary channel SCh when there is no stereo coding mode switching.
58. The method as recited in claim 56, wherein controlling stereo mode switching comprises recalculating, in the DFT frame preceding the TD frame, a first length of primary channel PCh and a second length of secondary channel SCh, and wherein the first length is shorter than the second length.
59. The method as recited in claim 39, wherein controlling stereo mode switching comprises storing two values of a pre-emphasis filter memory in every DFT frame.
60. The method as recited in claim 39, further comprising: secondary SCh channel core-encoder data structures, wherein, upon switching from the second DFT stereo mode to the first TD stereo mode, controlling stereo mode switching comprises resetting or estimating the secondary channel SCh core-encoder data structures based on primary PCh channel core-encoder data structures.
275. A method for decoding a stereo sound signal, comprising: providing a first stereo decoder of the stereo sound signal using a first stereo mode operating in modified discrete cosine transform (MDCT), wherein the first stereo decoder, in MDCT frames of the stereo sound signal, (a) decodes a down-processed signal and (b) uses first data structures and memories; providing a second stereo decoder of the stereo sound signal using a second stereo mode operating in frequency domain (FD), wherein the second stereo decoder, in FD frames of the stereo sound signal, (a) decodes a second down-mixed signal and (b) uses second data structures and memories; and controlling switching between (i) the first MDCT stereo mode and first stereo decoder and (ii) the second FD stereo mode and second stereo decoder; wherein, upon switching from one of the first MDCT and second FD stereo modes to the other of the first MDCT and second FD stereo modes, controlling stereo mode switching comprises recalculating at least one length of down-processed or down-mixed signal in a current frame of the stereo sound signal, wherein the recalculated down-processed signal length in the first MDCT stereo mode is different from the recalculated down-mixed signal length in the second FD stereo mode.
276. A stereo sound signal decoding method as recited in claim 275, wherein the second FD stereo mode is a discrete Fourier transform (DFT) stereo mode.
277. A stereo sound signal decoding method as recited in claim 276, wherein controlling stereo mode switching comprises allocating/deallocating data structures to/from the first MDCT and second DFT stereo modes depending on a current stereo mode, to reduce a static memory impact by maintaining only those data structures that are employed in the current frame.
278. A stereo sound signal decoding method as recited in claim 276, wherein controlling stereo mode switching comprises updating DFT stereo synthesis memories in every MDCT stereo frame.
279. A stereo sound signal decoding method as recited in claim 276, wherein controlling stereo mode switching comprises cross-fading a MDCT stereo aligned and synchronized synthesis with a DFT stereo aligned and synchronized synthesis to smooth transition upon switching from a MDCT frame to a DFT frame.
280. A stereo sound signal decoding method as recited in claim 276, wherein controlling stereo mode switching comprises updating MDCT stereo synthesis memories during DFT frames in case a next frame is a MDCT frame.
61. A method for decoding a stereo sound signal, comprising: providing a first stereo decoder of the stereo sound signal using a first stereo mode operating in time domain (TD), wherein the first stereo decoder, in TD frames of the stereo sound signal, (a) decodes a down-mixed signal and (b) uses first data structures and memories; providing a second stereo decoder of the stereo sound signal using a second stereo mode operating in frequency domain (FD), wherein the second stereo decoder, in FD frames of the stereo sound signal, (a) decodes a second down-mixed signal and (b) uses second data structures and memories; and controlling switching between (i) the first TD stereo mode and first stereo decoder and (ii) the second FD stereo mode and second stereo decoder, wherein, upon switching from one of the first TD and second FD stereo modes to the other of the first TD and second FD stereo modes, controlling stereo mode switching comprises recalculating at least one length of down-mixed signal in a current frame of the stereo sound signal, and wherein the recalculated down-mixed signal length in the first stereo mode is different from the recalculated down-mixed signal length in the second stereo mode.
62. The method as recited in claim 61, wherein the second FD stereo mode is a discrete Fourier transform (DFT) stereo mode.
63. The method as recited in claim 62, wherein the first stereo mode uses first processing delays, the second stereo mode uses second processing delays, and the first and second processing delays are different and comprise resampling and up-mixing processing delays.
64. The method as recited in claim 62, wherein, upon switching from one of the first TD and second DFT stereo modes to the other of the first FD and second DFT stereo modes, controlling stereo mode switching comprises maintaining continuity of at least one of the following signals and memories: a mid-channel m used in the second DFT stereo mode; a primary channel PCh and a secondary channel SCh used in the first TD stereo mode; TCX-LTP post-filter memories; DFT OLA analysis memories at an internal sampling rate and at an output stereo signal sampling rate; DFT OLA synthesis memories at the output stereo signal sampling rate; an output stereo signal, including channels I and r; and HB signal memories, and channels I and r used in BWEs and IC-BWE.
65. The method as recited in claim 62, wherein controlling stereo mode switching comprises allocating/deallocating data structures to/from the first TD and second DFT stereo modes depending on a current stereo mode, to reduce a static memory impact by maintaining only those data structures that are employed in the current frame.
66. The method as recited in claim 62, wherein, upon receiving a first DFT frame following a TD frame, controlling stereo mode switching comprises resetting a DFT stereo data structure.
67. The method as recited in claim 62, wherein, upon receiving a first TD frame following a DFT frame, controlling switching comprises resetting a TD stereo data structure.
68. The method as recited in claim 62, wherein controlling stereo mode switching comprises updating DFT stereo OLA memory buffers in every TD frame.
69. The method as recited in claim 62, wherein controlling stereo mode switching comprises updating DFT stereo analysis memories.
70. The method as recited in claim 69, wherein, upon receiving a first DFT frame following a TD frame, controlling stereo mode switching comprises using a number of last samples of a primary channel PCh and a secondary channel SCh of the TD frame to update in the DFT frame the DFT stereo analysis memories of a DFT stereo mid-channel m and a side channel s, respectively.
71. The method as recited in claim 62, wherein controlling stereo mode switching comprises updating DFT stereo synthesis memories in every TD frame, and wherein, for updating the DFT stereo synthesis memories and for an ACELP core, controlling stereo mode switching comprises reconstructing in every TD frame a first part of the DFT stereo synthesis memories by cross-fading (a) a CLDFB-based resampled and TD up-mixed left and right channel synthesis and (b) a reconstructed resampled and up-mixed left and right channel synthesis.
72. The method as recited in claim 62, wherein controlling stereo mode switching comprises cross-fading a TD aligned and synchronized synthesis with a DFT stereo aligned and synchronized synthesis to smooth transition upon switching from a TD frame to a DFT frame.
73. The method as recited in claim 62, wherein controlling stereo mode switching comprises updating TD stereo synthesis memories during DFT frames in case a next frame is a TD frame.
74. The method as recited in claim 62, wherein, upon switching from a DFT frame to a TD frame, controlling switching comprises resetting memories of a core-decoder of a secondary channel SCh in the first stereo decoder.
76. The method as recited in claim 62, wherein controlling stereo mode switching comprises reconstructing a TD stereo up-mixed synchronized synthesis, and wherein controlling switching comprises using the following operations (a) to (e) for both a left channel and a right channel to reconstruct the TD stereo up-mixed synchronized synthesis: (a) redressing a DFT stereo OLA synthesis memory; (b) reusing a DFT stereo up-mixed synchronization synthesis memory as a first part of the TD stereo up-mixed synchronized synthesis; (c) approximating a second part of the TD stereo up-mixed synchronized synthesis using the redressed DFT stereo OLA synthesis memory; and (d) smoothing a transition between the DFT stereo up-mixed synchronization synthesis memory and a TD stereo synchronized up-mixed synthesis at the beginning of the TD stereo synchronized up-mixed synthesis by cross-fading the redressed DFT stereo OLA synthesis memory with the TD stereo synchronized up-mixed synthesis.
281. A device for encoding a stereo sound signal, comprising: at least one processor; and a memory coupled to the processor and storing non-transitory instructions that when executed cause the processor to: provide a first stereo encoder of the stereo sound signal using a first stereo mode operating in modified discrete cosine transform (MDCT) domain, wherein the first MDCT stereo mode, in MDCT frames of the stereo sound signal, (a) produces a first down-processed signal and (b) uses first data structures and memories; provide a second stereo encoder of the stereo sound signal using a second stereo mode operating in frequency domain (FD), wherein the second FD stereo mode, in FD frames of the stereo sound signal, (a) produces a second down-mixed signal and (b) uses second data structures and memories; and control switching between (i) the first MDCT stereo mode and first stereo encoder, and (ii) the second FD stereo mode and second stereo encoder to code the stereo sound signal in MDCT domain or frequency domain; wherein, upon switching from one of the first MDCT and second FD stereo modes to the other of the first MDCT and second FD stereo modes, the stereo mode switching control comprises recalculation of at least one length of down-processed or down-mixed signal in a current frame of the stereo sound signal, wherein the recalculated down-processed signal length in the first MDCT stereo mode is different from the recalculated down-mixed signal length in the second FD stereo mode.
1. A device for encoding a stereo sound signal, comprising: a first stereo encoder of the stereo sound signal using a first stereo mode operating in time domain (TD), wherein the first TD stereo mode, in TD frames of the stereo sound signal, (a) produces a first down-mixed signal and (b) uses first data structures and memories; a second stereo encoder of the stereo sound signal using a second stereo mode operating in frequency domain (FD), wherein the second FD stereo mode, in FD frames of the stereo sound signal, (a) produces a second down-mixed signal and (b) uses second data structures and memories; and a controller of switching between (i) the first TD stereo mode and first stereo encoder, and (ii) the second FD stereo mode and second stereo encoder to code the stereo sound signal in time domain or frequency domain, wherein, upon switching from one of the first TD and second FD stereo modes to the other of the first TD and second FD stereo modes, the stereo mode switching controller recalculates at least one length of down-mixed signal in a current frame of the stereo sound signal, and wherein the recalculated down-mixed signal length in the first TD stereo mode is different from the recalculated down-mixed signal length in the second FD stereo mode.
282. A device for decoding a stereo sound signal, comprising: at least one processor; and a memory coupled to the processor and storing non-transitory instructions that when executed cause the processor to: provide a first stereo decoder of the stereo sound signal using a first stereo mode operating in modified discrete cosine transform (MDCT), wherein the first stereo decoder, in MDCT frames of the stereo sound signal, (a) decodes a down-processed signal and (b) uses first data structures and memories; provide a second stereo decoder of the stereo sound signal using a second stereo mode operating in frequency domain (FD), wherein the second stereo decoder, in FD frames of the stereo sound signal, (a) decodes a second down-mixed signal and (b) uses second data structures and memories; and control switching between (i) the first MDCT stereo mode and first stereo decoder and (ii) the second FD stereo mode and second stereo decoder; wherein, upon switching from one of the first MDCT and second FD stereo modes to the other of the first MDCT and second FD stereo modes, the stereo mode switching control comprises recalculation of at least one length of down-processed or down-mixed signal in a current frame of the stereo sound signal, wherein the recalculated down-processed signal length in the first MDCT stereo mode is different from the recalculated down-mixed signal length in the second FD stereo mode.
23. A device for decoding a stereo sound signal, comprising: a first stereo decoder of the stereo sound signal using a first stereo mode operating in time domain (TD), wherein the first stereo decoder, in TD frames of the stereo sound signal, (a) decodes a down-mixed signal and (b) uses first data structures and memories; a second stereo decoder of the stereo sound signal using a second stereo mode operating in frequency domain (FD), wherein the second stereo decoder, in FD frames of the stereo sound signal, (a) decodes a second down-mixed signal and (b) uses second data structures and memories; and a controller of switching between (i) the first TD stereo mode and first stereo decoder and (ii) the second FD stereo mode and second stereo decoder, wherein, upon switching from one of the first TD and second FD stereo modes to the other of the first TD and second FD stereo modes, the stereo mode switching controller recalculates at least one length of down-mixed signal in a current frame of the stereo sound signal, and wherein the recalculated down-mixed signal length in the first TD stereo mode is different from the recalculated down-mixed signal length in the second FD stereo mode.
Conclusion
Any inquiry concerning this communication or earlier communications from the examiner should be directed to ANGELA A ARMSTRONG whose telephone number is (571)272-7598. The examiner can normally be reached M,T,TH,F 11:30-8:00.
Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice.
If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Pierre Desir can be reached at 571-272-7799. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.
Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.
ANGELA A. ARMSTRONG
Primary Examiner
Art Unit 2659
/ANGELA A ARMSTRONG/Primary Examiner, Art Unit 2659
Prosecution Insights