DETAILED ACTION
Notice of Pre-AIA or AIA Status
The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA .
Claim Rejections - 35 USC § 102
In the event the determination of the status of the application as subject to AIA 35 U.S.C. 102 and 103 (or as subject to pre-AIA 35 U.S.C. 102 and 103) is incorrect, any correction of the statutory basis (i.e., changing from AIA to pre-AIA ) for the rejection will not be considered a new ground of rejection if the prior art relied upon, and the rationale supporting the rejection, would be the same under either status.
The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:
A person shall be entitled to a patent unless –
(a)(1) the claimed invention was patented, described in a printed publication, or in public use, on sale, or otherwise available to the public before the effective filing date of the claimed invention.
Claims 1 and 20 are rejected under 35 U.S.C. 102 (a)(1) as being anticipated by Nicholson et al (US Publication No. 20100277839).
Regarding claim 1, Nicholson discloses a voltage limiter circuit (i.e., such as voltage limiter circuit 110; see for example fig. 1, para. [0017]- [0024]) for limiting (i.e., such as limiting voltage via IC limiter 110; see for example fig. 1, para. [0017]- [0024]) a voltage applied (i.e., such as positive voltage applied via anode bias terminal 116 and negative voltage applied via cathode bias terminal 126; see for example fig. 1, para. [0017]- [0024]) to an electronic structure (i.e., such as electronic structure 130; see for example fig. 1, para. [0017]- [0024]), comprising a first port (i.e., such as first port 161; see for example fig. 1, para. [0017]- [0024]) being connectable (i.e., such as 160 is connected to 170 via 161 and 171; see for example fig. 1, para. [0017]- [0024]) to a device under test (i.e., such as device under test DUT 170; see for example fig. 1, para. [0017]- [0024]); a second port (i.e., such as second port 171; see for example fig. 1, para. [0017]- [0024]) being connectable (i.e., such as 171 is connected to 131 in 130 via 175; see for example fig. 1, para. [0017]- [0024]) to the electronic structure (i.e., such as electronic structure 130; see for example fig. 1, para. [0017]- [0024]); a transmission line (i.e., such as transmission line 128; see for example fig. 1, para. [0017]- [0024]) connecting (i.e., such as terminal 165 in 110 is connected to terminals 141, 131 in 130 via 128; see for example fig. 1, para. [0017]- [0024]) the first port (i.e., such as first port 161; see for example fig. 1, para. [0017]- [0024]) and the second port (i.e., such as second port 171; see for example fig. 1, para. [0017]- [0024]); positive voltage limiter circuitry (i.e., such as positive voltage limiter circuitry 112-115; see for example fig. 1, para. [0017]- [0024]) configured to limit (i.e., such as IC limiter 110 is configured to limit positive voltage via anode bias terminal 116 and to limit negative voltage via cathode bias terminal 126; see for example fig. 1, para. [0017]- [0024]) a positive voltage portion (i.e., such as positive voltage portion Anode Bias 116; see for example fig. 1, para. [0017]- [0024]) on the transmission line (i.e., such as transmission line 128; see for example fig. 1, para. [0017]- [0024]) to a threshold (i.e., such as threshold in terms of pre-determined frequency and current with respect to the positive region; see for example fig. 1, para. [0017]- [0024]), and negative voltage limiter circuitry (i.e., such as negative voltage limiter circuitry 122-125; see for example fig. 1, para. [0017]- [0024]) configured to limit (i.e., such as IC limiter 110 is configured to limit positive voltage via anode bias terminal 116 and to limit negative voltage via cathode bias terminal 126; see for example fig. 1, para. [0017]- [0024]) a negative voltage portion (i.e., such as negative voltage portion Cathode Bias 126; see for example fig. 1, para. [0017]- [0024]) on the transmission line (i.e., such as transmission line 128; see for example fig. 1, para. [0017]- [0024]) to a threshold (i.e., such as threshold in terms of pre-determined frequency and current with respect to the negative region; see for example fig. 1, para. [0017]- [0024]).
Regarding claim 20, Nicholson discloses a measurement instrument (i.e., such as measurement instrument 100; see for example fig. 1, para. [0017]- [0024]) comprising the voltage limiter circuit (i.e., such as voltage limiter circuit 110; see for example fig. 1, para. [0017]- [0024]).
Allowable Subject Matter
Claims 2-19 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.
The following is a statement of reasons for the indication of allowable subject matter:
Regarding claim 2, Nicholson teaches the invention set forth above. However, Nicholson does not particularly teach wherein the transmission line comprises a plurality of transmission line sections, wherein neighboring transmission line sections have different impedances.
Hence claim 2 will be deemed allowable if rewritten in an independent form.
Claims 3-17 depend on objected claim 2, consequently claims 3-17 will also be deemed allowable.
Regarding claim 18, Nicholson teaches the invention set forth above. However, Nicholson does not particularly teach wherein the voltage limiter circuit is established as a monolithic microwave integrated circuit.
Hence claim 18 will be deemed allowable if rewritten in an independent form.
Regarding claim 19, Nicholson teaches the invention set forth above. However, Nicholson does not particularly teach a directive circuit, comprising: a plurality of ports, wherein the plurality of ports comprises a DUT port and at least two further ports, wherein the DUT port is connectable to a device under test, wherein the directive circuit is configured to selectively forward signals between the plurality of ports, and wherein the DUT port comprises or is connected to the voltage limiter circuit.
Hence claim 19 will be deemed allowable if rewritten in an independent form.
Conclusion
Any inquiry concerning this communication or earlier communications from the examiner should be directed to MUAAMAR Q AL-TAWEEL whose telephone number is (571)270-0339. The examiner can normally be reached 0730-1700.
Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice.
If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Thienvu V Tran can be reached at (571) 270- 1276. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.
Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.
/MUAAMAR QAHTAN AL-TAWEEL/Examiner, Art Unit 2838 /THIENVU V TRAN/Supervisory Patent Examiner, Art Unit 2838
Prosecution Insights