Prosecution Insights
Last updated: July 17, 2026
Application No. 18/988,592

STORAGE SYSTEM AND OPERATING METHOD OF STORAGE CONTROLLER

Non-Final OA §DP
Filed
Dec 19, 2024
Priority
Nov 15, 2021 — RE 10-2021-0156783 +2 more
Examiner
LUU, PHO M
Art Unit
Tech Center
Assignee
Samsung Electronics Co., Ltd.
OA Round
1 (Non-Final)
97%
Grant Probability
Favorable
1-2
OA Rounds
2m
Est. Remaining
99%
With Interview

Examiner Intelligence

Grants 97% — above average
97%
Career Allowance Rate
1410 granted / 1455 resolved
+36.9% vs TC avg
Minimal +3% lift
Without
With
+3.3%
Interview Lift
resolved cases with interview
Fast prosecutor
1y 9m
Avg Prosecution
19 currently pending
Career history
1470
Total Applications
across all art units

Statute-Specific Performance

§101
0.8%
-39.2% vs TC avg
§103
7.3%
-32.7% vs TC avg
§102
56.7%
+16.7% vs TC avg
§112
0.3%
-39.7% vs TC avg
Black line = Tech Center average estimate • Based on career data from 1455 resolved cases

Office Action

§DP
Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . DETAILED ACTION This Office Action is responsive to the U.S. Patent Application Ser. No 18/988,592 filed 12/19/2024 to 04/17/2025. Gerneral Remarks 2. The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . In the event the determination of the status of the application as subject to AIA 35 U.S.C. 102 and 103 (or as subject to pre-AIA 35 U.S.C. 102 and 103) is incorrect, any correction of the statutory basis for the rejection will not be considered a new ground of rejection if the prior art relied upon, and the rationale supporting the rejection, would be the same under either status. When responding to this office action, applicants are advised to provide the examiner with line numbers and page numbers in the application and/or references cited to assist the examiner in locating appropriate paragraphs. Per MPEP 2111 and 2111.01, the claims are given their broadest reasonable interpretation and the words of the claims are given their plain meaning consistent with the specification without importing claim limitations from the specification. Applicants seeking an interview with the examiner, including WebEx Video Conferencing, are encouraged to fill out the online Automated Interview Request (AIR) form (http://www.uspto.gov/patent/uspto-automated-interview-request-air-form.html). See MPEP §502.03, §713.01(II) and Interview Practice for additional details. Applicant's cooperation is requested in correcting any errors of which applicant may become aware in the specification. Status of claim to be treated in this office action: Independent: 1 and 14. b. Claims 1-18 are pending on the application. Drawings 3. The drawings were received on 12/19/2024. These drawings are review and accepted by examiner. Information Disclosure Statement 4. Acknowledgment is made of applicant’s Information Disclosure Statement (IDS) Form PTO-1449; filed 04/17/2026. The information disclosed therein was considered. Acknowledgment is made of applicant’s Information Disclosure Statement (IDS) Form PTO-1449; filed 12/19/2024. The information disclosed therein was considered. Specification 5. The disclosure is objected to because of the following informalities: In the first paragraph of the specification, the status of the parent application No. 17/939,021 should be updated; namely, it has matured into U.S. Patent No. 12,211,553. Appropriate correction is required. Double Patenting 6. The nonstatutory double patenting rejection is based on a judicially created doctrine grounded in public policy (a policy reflected in the statute) so as to prevent the unjustified or improper timewise extension of the “right to exclude” granted by a patent and to prevent possible harassment by multiple assignees. A nonstatutory double patenting rejection is appropriate where the claims at issue are not identical, but at least one examined application claim is not patentably distinct from the reference claim(s) because the examined application claim is either anticipated by, or would have been obvious over, the reference claim(s). See, e.g., In re Berg, 140 F.3d 1428, 46 USPQ2d 1226 (Fed. Cir. 1998); In re Goodman, 11 F.3d 1046, 29 USPQ2d 2010 (Fed. Cir. 1993); In re Longi, 759 F.2d 887, 225 USPQ 645 (Fed. Cir. 1985); In re Van Ornum, 686 F.2d 937, 214 USPQ 761 (CCPA 1982); In re Vogel, 422 F.2d 438, 164 USPQ 619 (CCPA 1970); and In re Thorington, 418 F.2d 528, 163 USPQ 644 (CCPA 1969). A timely filed terminal disclaimer in compliance with 37 CFR 1.321(c) or 1.321(d) may be used to overcome an actual or provisional rejection based on a nonstatutory double patenting ground provided the reference application or patent either is shown to be commonly owned with this application, or claims an invention made as a result of activities undertaken within the scope of a joint research agreement. A terminal disclaimer must be signed in compliance with 37 CFR 1.321(b). The USPTO internet Web site contains terminal disclaimer forms which may be used. Please visit http://www.uspto.gov/forms/. The filing date of the application will determine what form should be used. A web-based eTerminal Disclaimer may be filled out completely online using web-screens. An eTerminal Disclaimer that meets all requirements is auto-processed and approved immediately upon submission. For more information about eTerminal Disclaimers, refer to http://www.uspto.gov/patents/process/file/efs/guidance/eTD-info-I.jsp. 7. Claims 1-18 of the instant application is rejected on the ground of nonstatutory obviousness-type double patenting as being unpatentable over claim 1-20 of U.S. Patent No. 12,211,553 in view of Chen et al (US 2023/0221872 A1). All of the limitation of pending claims 1 and 14 can be found in conflicting claims 1 and 9 of US patent 12,211,553 with the exception of the additional limitation of “a feedback module configured to receive acknowledgment information after a write operation of the NVM device is finished and updated the feature table.". Chen et al discloses a computation equipment 120 (see Figure 4) including a flash storage device 220 and a processing unit 210 includes a feedback module 212 and table update triggering module 214 (see paragraph 0047, the data collection and feedback module 212…..table updated module 246). It would have been obvious to include feedback module, disclosed by Chen et al with the storage system comprising a feedback module, as instantly claimed to enable the “table updated module” function as instantly claimed, thus providing the advantage of improving accuracy rate of reading data, reducing bit error rate and avoiding frequent activation of read retry mechanism. Claims 2-13 and 15-18 are therefore rejected under Patent in view of Chen et al for the same as claims 2-8 and 10-20. Application: 18/988,592. PNG media_image1.png 282 502 media_image1.png Greyscale Patent No.: US 12,211,553. PNG media_image2.png 468 574 media_image2.png Greyscale PNG media_image3.png 764 512 media_image3.png Greyscale PNG media_image4.png 186 490 media_image4.png Greyscale PNG media_image5.png 652 586 media_image5.png Greyscale Chen et al (US 2023/0221872 A1). PNG media_image6.png 396 508 media_image6.png Greyscale Chen et al (US 2023/0221872 A1). PNG media_image7.png 570 444 media_image7.png Greyscale Allowable Subject Matter 8. Claims 1-18 are presently rejected under obviousness double patenting, but would be allowable provided that a terminal disclaimer is filed. Conclusion Examiner's note: Examiner has cited particular columns and line numbers in the references as applied to the claims above for the convenience of the applicant. Although the specified citations are representative of the teachings of the art and are applied to the specific limitations within the individual claim, other passages and figures may apply as well. It is respectfully requested from the applicant in preparing responses, to fully consider the references in entirety as potentially teaching all or part of the claimed invention, as well as the context of the passage as taught by the prior art or disclosed by the Examiner. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Date (US. 2018/0254088 A1) discloses semiconductor memory device and method of erasing data in semiconductor memory device. Gong (US. 2025/0390224 A1) discloses access processing method and computer device in memory. When responding to the office action, Applicant are advised to provide the examiner with line numbers and page numbers in the application and/or references cited to assist the examiner to located the appropriate paragraphs. A shortened statutory period for response to this action is set to expire 3 (three) months and 0 (zero) day from the data of this letter. Failure to respond within the period for response will cause the application to become abandoned (see MPEP 710.02 (b)). Any inquiry concerning this communication or earlier communications from the Examiner should be directed to PHO M LUU whose telephone number is 571.272.1876. The Examiner can normally be reached on M-F 8:00AM – 5:00PM. If attempts to reach the Examiner by telephone are unsuccessful, the Examiner’s Supervisor, Richard Elms, can be reached on 571.272.1869. The official fax number for the organization where this application or proceeding is assigned is 571.273.8300 for all official communications. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). /Pho M Luu/ Primary Examiner, Art Unit 2824 571-272-1876 Miner.luu@uspto.gov
Read full office action

Prosecution Timeline

Dec 19, 2024
Application Filed
Jun 08, 2026
Non-Final Rejection mailed — §DP (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12681550
POWER ARBITRATION FOR SYSTEMS OF ELECTRONIC COMPONENTS
2y 4m to grant Granted Jul 14, 2026
Patent 12669935
APPARATUSES AND METHODS FOR SEPARATE WRITE ENABLE FOR SINGLE-PASS ACCESS OF DATA, METADATA, AND PARITY INFORMATION
2y 7m to grant Granted Jun 30, 2026
Patent 12665010
MAGNETORESISTIVE RANDOM-ACCESS MEMORY (MRAM)
2y 6m to grant Granted Jun 23, 2026
Patent 12665033
PAGE BUFFER CIRCUIT AND MEMORY DEVICE INCLUDING A PAGE BUFFER CIRCUIT
1y 10m to grant Granted Jun 23, 2026
Patent 12665041
SEMICONDUCTOR MEMORY DEVICE AND TEST METHOD THEREOF
1y 9m to grant Granted Jun 23, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

1-2
Expected OA Rounds
97%
Grant Probability
99%
With Interview (+3.3%)
1y 9m (~2m remaining)
Median Time to Grant
Low
PTA Risk
Based on 1455 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month