Prosecution Insights
Last updated: October 02, 2026
Application No. 19/011,034

ADAPTIVE POWER MODES USING MEMORY USAGE PATTERNS

Non-Final OA §102
Filed
Jan 06, 2025
Priority
Jan 08, 2024 — provisional 63/618,703
Examiner
HUYNH, KIM NGOC
Art Unit
Tech Center
Assignee
Micron Technology Inc.
OA Round
1 (Non-Final)
62%
Grant Probability
Moderate
1-2
OA Rounds
1y 0m
Est. Remaining
63%
With Interview

Examiner Intelligence

Grants 62% of resolved cases
62%
Career Allowance Rate
51 granted / 82 resolved
+2.2% vs TC avg
Minimal +1% lift
Without
With
+1.1%
Interview Lift
resolved cases with interview
Typical timeline
2y 9m
Avg Prosecution
12 currently pending
Career history
100
Total Applications
across all art units

Statute-Specific Performance

§101
2.6%
-37.4% vs TC avg
§103
50.7%
+10.7% vs TC avg
§102
21.5%
-18.5% vs TC avg
§112
17.7%
-22.3% vs TC avg
Black line = Tech Center average estimate • Based on career data from 82 resolved cases

Office Action

§102
DETAILED ACTION The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Claim Rejections - 35 USC § 102 The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action: A person shall be entitled to a patent unless – (a)(1) the claimed invention was patented, described in a printed publication, or in public use, on sale, or otherwise available to the public before the effective filing date of the claimed invention. (a)(2) the claimed invention was described in a patent issued under section 151, or in an application for patent published or deemed published under section 122(b), in which the patent or application, as the case may be, names another inventor and was effectively filed before the effective filing date of the claimed invention. Claim(s) 1, 4-8, 11-15 are rejected under 35 U.S.C. (a)(1) and/or (a)(2) as being anticipated by So 20140157026 [ISD submitted 4/1/25] Regarding claim 1, So teaches a method comprising: receiving, by a memory subsystem, a power down notification; [Fig. 7 and 8, par. 47, 54, , step 706 and 80-86, inactivity trigger power down notification] retrieving, in response to receiving the power down notification, a memory usage pattern for the memory subsystem; ; [Fig. 4 and 7-8, par. 13, 19, 34-35, retrieve usage pattern from memory 108 par. 48-49, 54-61, predict wakeup time based on determines usage pattern] selecting a power mode of a plurality of power modes using a current time and the memory usage pattern, [Fig. 7-8, par. 17, 48; 50, 56-61; portable computer may determine, to enter a different power mode based on a time of the day and/or based on a day of the week; power controller operatively coupled to the memory is structured to select a first power mode, the first power mode step 8-8-818, select S3 or S4 in step 810 or 818] and enabling the selected power mode. [ par. 13-15, 47-49, enter S3 or S4 based on the selection]. Claim 2. So teaches the method of claim 1, and further teach determining the memory usage pattern using timestamps for a plurality of commands received by the memory subsystem [ par. 13, 15-19, 21, 35, 45, 54-45 memory stored a usage pattern that has been dynamically modified based on activity associated with the electronic device; pattern includes times of day and days of week, i.e. timestamp]. Claim 3. The method of claim 2, further comprising: receiving, by the memory subsystem, a new command; and updating the memory usage pattern based on the new command in response to receiving the new command [ par. 19, 38, 44, record usage patterns/user activities, pattern includes times of day and days of week, activities include entering data and command]. Claim 4. The method of claim 1, wherein the memory usage pattern includes a plurality of memory usage patterns for different days and wherein selecting the power mode is further based on a current day [par. 15, 19, 44, the computer that records a plurality of usage patterns; usage pattern includes times of day and days of week; electronic device 100 stores and dynamically modifies a usage pattern]. Claim 5. The method of claim 1, wherein the plurality of power modes include power modes for different operating currents and wherein enabling the selected power mode comprises causing the memory subsystem to operate using an operating current associated with the selected power mode [par. 2-4, 13-14, 17-19, 39, 44, 47, power modes include on mode (S0), a standby mode (S3), a hibernate mode (S4), and an off mode (S5). Modes associated with current drain levels, power controller operatively coupled to the memory] Claim 6. The method of claim 1, wherein selecting the power mode comprises: determining that the memory subsystem is in a peak time based on the memory usage pattern and the current time, wherein enabling the selected power mode comprises putting the memory subsystem into standby in response to determining that the memory subsystem is in the peak time. [ Fig. 8, Step 810, enter S3, standby mode, par. 13-17, 55-56. absract; the current time is 11:30 AM on a weekday, peak time from 9:00 AM to 5:00 PM on weekdays. This is in line with applicant’s s peak time of “for example: workday between the hours of 8am-6pm om par. 34 ] Claim 7. The method of claim 1, wherein selecting the power mode comprises: determining that the memory subsystem is not in a peak time based on the memory usage pattern and the current time, wherein enabling the selected power mode comprises shutting the memory subsystem down in response to determining that the memory subsystem is not in the peak time; [ Fig. 8, Step 818, enter S4, hyper nation mode, par. 13-17, 55-56. absract; current time is 5:30 PM on a weekday, outside of peak time] Claims 8 and 11-14 recite a non-transitory storage medium performing the method of claims 1 and 4- 7 respectively and therefore rejected accordingly. Claim 15 recites the limitations of claims 1 and further reciting limitation of claim 2 (determining the memory usage pattern using timestamps for a plurality of commands received by the memory subsystem) and thus is rejected based on the same ground as indicated in claim 2. Claims 16-20 repeat the limitation of claim 3-7 and therefore rejected accordingly. Conclusion Any inquiry concerning this communication or earlier communications from the examiner should be directed to KIM HUYNH whose telephone number is (571)272-4147. The examiner can normally be reached M-Th 6:30am-4:30pm. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, JAWEED ABBASZADEH can be reached at (571)270-1640. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /KIM HUYNH/Primary Patent Examiner, Art Unit 2176
Read full office action

Prosecution Timeline

Jan 06, 2025
Application Filed
Aug 13, 2026
Non-Final Rejection mailed — §102 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12737022
LOW BATTERY VOLTAGE PROTECTION METHOD FOR MICROCONTROLLER SYSTEM AND MICROCONTROLLER SYSTEM USING THE SAME
1y 9m to grant Granted Sep 15, 2026
Patent 12724470
PROFILING OF DEVICES POWERED THROUGH POWER OVER ETHERNET FOR DEVICE SECURITY
3y 1m to grant Granted Sep 01, 2026
Patent 12699776
METHOD FOR REPROGRAM WITH ENHANCED SECURITY
2y 7m to grant Granted Aug 04, 2026
Patent 12700752
POWER CONVERSION DEVICE
1y 10m to grant Granted Aug 04, 2026
Patent 12701029
ON-BOARD APPARATUS, ON-BOARD SYSTEM, CONTROL METHOD, AND COMPUTER PROGRAM
1y 10m to grant Granted Aug 04, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

1-2
Expected OA Rounds
62%
Grant Probability
63%
With Interview (+1.1%)
2y 9m (~1y 0m remaining)
Median Time to Grant
Low
PTA Risk
Based on 82 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month