Prosecution Insights
Last updated: August 17, 2026
Application No. 19/013,584

FAILURE COUNT-BASED READ ERROR HANDLING USING LLR DATA

Non-Final OA §101
Filed
Jan 08, 2025
Priority
Jan 12, 2024 — provisional 63/620,474
Examiner
AHMED, ENAM
Art Unit
2112
Tech Center
2100 — Computer Architecture & Software
Assignee
Micron Technology Inc.
OA Round
1 (Non-Final)
82%
Grant Probability
Favorable
1-2
OA Rounds
1y 7m
Est. Remaining
99%
With Interview

Examiner Intelligence

Grants 82% — above average
82%
Career Allowance Rate
600 granted / 732 resolved
+27.0% vs TC avg
Strong +20% interview lift
Without
With
+20.0%
Interview Lift
resolved cases with interview
Typical timeline
3y 2m
Avg Prosecution
13 currently pending
Career history
742
Total Applications
across all art units

Statute-Specific Performance

§101
14.3%
-25.7% vs TC avg
§103
47.5%
+7.5% vs TC avg
§102
28.0%
-12.0% vs TC avg
§112
4.8%
-35.2% vs TC avg
Black line = Tech Center average estimate • Based on career data from 732 resolved cases

Office Action

§101
Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . 35 U.S.C 101 35 U.S.C. 101 reads as follows: Whoever invents or discovers any new and useful process, machine, manufacture, or composition of matter, or any new and useful improvement thereof, may obtain a patent therefor, subject to the conditions and requirements of this title. Claim 1 is rejected under 35 U.S.C. 101 because the claimed invention is directed to an abstract idea without significantly more. Regarding claim 1, the claim(s) recite(s) a memory device; and a processing device, operatively coupled to the memory device, configured to perform operations, the operations comprising performing a read error handling process on a select page of the memory device, the select page being part of a plurality of pages of the memory device that forms a stripe, the read error handling process comprising: accessing a plurality of data tables that corresponds to a plurality of targeted codeword failure counts, an individual data table of the plurality of data tables comprising Log-Likelihood Ratio (LLR) data configured for decoding one or more failing codewords of the stripe when the stripe has a count of failing codewords equal to an individual targeted codeword failure count corresponding to the individual data table; determining a current count of failing codewords in the stripe; determining a plurality of difference values that corresponds to the plurality of data tables, the determining of the plurality of difference values comprising determining, for an individual targeted codeword failure count of the plurality of targeted codeword failure counts that corresponds to an individual data table of the plurality of data tables, an individual difference value between the individual targeted codeword failure count and the current count of failing codewords; selecting, from the plurality of data tables, a select data table based on the plurality of difference values; and decoding an individual failing codeword of the select page using a decode process and LLR data from the select data table. For step 2A eligibility prong one analysis, a memory device; and a processing device, operatively coupled to the memory device, configured to perform operations, the operations comprising performing a read error handling process on a select page of the memory device, the select page being part of a plurality of pages of the memory device that forms a stripe. For step 2A eligibility prong two analysis, this judicial exception is not integrated into a practical application because it is not tied to any particular computer problem. The other limitations are merely mathematical steps or computations with for example, codeword failure count with data tables and LLR values (accessing a plurality of data tables that corresponds to a plurality of targeted codeword failure counts, an individual data table of the plurality of data tables comprising Log-Likelihood Ratio (LLR) data configured for decoding one or more failing codewords of the stripe when the stripe has a count of failing codewords equal to an individual targeted codeword failure count corresponding to the individual data table; determining a current count of failing codewords in the stripe; determining a plurality of difference values that corresponds to the plurality of data tables, the determining of the plurality of difference values comprising determining, for an individual targeted codeword failure count of the plurality of targeted codeword failure counts that corresponds to an individual data table of the plurality of data tables, an individual difference value between the individual targeted codeword failure count and the current count of failing codewords), or is well-understood, routine, conventional activity (For example, accessing data tables with targeted failure counts, with difference values). Thus, these are well-understood computations or processes. The limitation are so general that it could apply to any/every computing environment and does not integrate the claim to a practical application. These limitations do not meaningfully limit the claim by going beyond generally linking the use of the judicial exception to a particular technological environment. For step 2B eligibility (Whether a Claim Amounts to Significantly More), The claim(s) does/do not include additional elements that are sufficient to amount to significantly more than the judicial exception because the additional limitations are selecting, from the plurality of data tables, a select data table based on the plurality of difference values; and decoding an individual failing codeword of the select page using a decode process and LLR data from the select data table. However, again these can be mathematical steps or computations such as select data table based on the plurality of difference values or using a decode process on a failing codeword with LLR data from the select data table. Thus, these are well-understood, routine, conventional activity, as these computations or processes can be done or is well-understood in the field. These limitations do not include additional elements that are sufficient to amount to significantly more than the judicial exception. Independent claims 17 and 20 are also rejected under 35 U.S.C. 101 for being directed to non-statutory subject matter. The same or similar reasoning is given as applied above for claim 1. The Dependent claims 2-16 and 18-19 are rejected under 35 U.S.C. 101 for being directed to non-statutory subject matter as they fail to remedy the independent claims. Conclusion Any inquiry concerning this communication or earlier communications from the examiner should be directed to Enam Ahmed whose telephone number is 571-270-1729. The examiner can normally be reached on Mon-Fri from 8:30 A.M. to 5:30 P.M. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Albert Decady, can be reached on 571-272-3819. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). EA 7/9/26 /ALBERT DECADY/Supervisory Patent Examiner, Art Unit 2112
Read full office action

Prosecution Timeline

Jan 08, 2025
Application Filed
Jul 14, 2026
Non-Final Rejection mailed — §101 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12706613
NETWORK NODE AND METHOD PERFORMED THEREIN FOR HANDLING COMMUNICATION
2y 8m to grant Granted Aug 11, 2026
Patent 12699630
SYNDROME CALCULATION
1y 9m to grant Granted Aug 04, 2026
Patent 12693932
Data Storage Device and Method for Generating Read Threshold Voltages
2y 2m to grant Granted Jul 28, 2026
Patent 12689392
ASSOCIATIVE COMPUTING FOR ERROR CORRECTION
2y 1m to grant Granted Jul 21, 2026
Patent 12675361
Controller-Level Memory Repair
2y 7m to grant Granted Jul 07, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

1-2
Expected OA Rounds
82%
Grant Probability
99%
With Interview (+20.0%)
3y 2m (~1y 7m remaining)
Median Time to Grant
Low
PTA Risk
Based on 732 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month