Prosecution Insights
Last updated: April 19, 2026
Application No. 19/013,982

DISTRIBUTED POWER UP FOR A MEMORY SYSTEM

Non-Final OA §DP
Filed
Jan 08, 2025
Examiner
PARIKH, KALPIT
Art Unit
2137
Tech Center
2100 — Computer Architecture & Software
Assignee
Micron Technology, Inc.
OA Round
1 (Non-Final)
82%
Grant Probability
Favorable
1-2
OA Rounds
3y 0m
To Grant
90%
With Interview

Examiner Intelligence

Grants 82% — above average
82%
Career Allow Rate
510 granted / 626 resolved
+26.5% vs TC avg
Moderate +9% lift
Without
With
+8.9%
Interview Lift
resolved cases with interview
Typical timeline
3y 0m
Avg Prosecution
19 currently pending
Career history
645
Total Applications
across all art units

Statute-Specific Performance

§101
6.8%
-33.2% vs TC avg
§103
46.6%
+6.6% vs TC avg
§102
25.3%
-14.7% vs TC avg
§112
13.6%
-26.4% vs TC avg
Black line = Tech Center average estimate • Based on career data from 626 resolved cases

Office Action

§DP
Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . DETAILED ACTION The instant detailed action is in response to Applicant's submission filed on 28 March 2025. ALLOWABLE SUBJECT MATTER Claims 2-21 indicated allowable over the cited prior art. REJECTIONS NOT BASED ON PRIOR ART Double Patenting The nonstatutory double patenting rejection is based on a judicially created doctrine grounded in public policy (a policy reflected in the statute) so as to prevent the unjustified or improper timewise extension of the “right to exclude” granted by a patent and to prevent possible harassment by multiple assignees. A nonstatutory double patenting rejection is appropriate where the conflicting claims are not identical, but at least one examined application claim is not patentably distinct from the reference claim(s) because the examined application claim is either anticipated by, or would have been obvious over, the reference claim(s). See, e.g., In re Berg, 140 F.3d 1428, 46 USPQ2d 1226 (Fed. Cir. 1998); In re Goodman, 11 F.3d 1046, 29 USPQ2d 2010 (Fed. Cir. 1993); In re Longi, 759 F.2d 887, 225 USPQ 645 (Fed. Cir. 1985); In re Van Ornum, 686 F.2d 937, 214 USPQ 761 (CCPA 1982); In re Vogel, 422 F.2d 438, 164 USPQ 619 (CCPA 1970); In re Thorington, 418 F.2d 528, 163 USPQ 644 (CCPA 1969). A timely filed terminal disclaimer in compliance with 37 CFR 1.321(c) or 1.321(d) may be used to overcome an actual or provisional rejection based on nonstatutory double patenting provided the reference application or patent either is shown to be commonly owned with the examined application, or claims an invention made as a result of activities undertaken within the scope of a joint research agreement. See MPEP § 717.02 for applications subject to examination under the first inventor to file provisions of the AIA as explained in MPEP § 2159. See MPEP § 2146 et seq. for applications not subject to examination under the first inventor to file provisions of the AIA . A terminal disclaimer must be signed in compliance with 37 CFR 1.321(b). The filing of a terminal disclaimer by itself is not a complete reply to a nonstatutory double patenting (NSDP) rejection. A complete reply requires that the terminal disclaimer be accompanied by a reply requesting reconsideration of the prior Office action. Even where the NSDP rejection is provisional the reply must be complete. See MPEP § 804, subsection I.B.1. For a reply to a non-final Office action, see 37 CFR 1.111(a). For a reply to final Office action, see 37 CFR 1.113(c). A request for reconsideration while not provided for in 37 CFR 1.113(c) may be filed after final for consideration. See MPEP §§ 706.07(e) and 714.13. The USPTO Internet website contains terminal disclaimer forms which may be used. Please visit www.uspto.gov/patent/patents-forms. The actual filing date of the application in which the form is filed determines what form (e.g., PTO/SB/25, PTO/SB/26, PTO/AIA /25, or PTO/AIA /26) should be used. A web-based eTerminal Disclaimer may be filled out completely online using web-screens. An eTerminal Disclaimer that meets all requirements is auto-processed and approved immediately upon submission. For more information about eTerminal Disclaimers, refer to www.uspto.gov/patents/apply/applying-online/eterminal-disclaimer. Claim 2-21 rejected on the ground of nonstatutory double patenting as being unpatentable over claims 1, 6, and 19 of U.S. Patent No. 12223184. 19/013982, Claim 2 12223184, Claim 6 A memory system, comprising: a set of memory devices; and processing circuitry coupled with the set of memory devices and configured to cause the memory system to: A memory system, comprising: a set of memory devices; and processing circuitry coupled with the set of memory devices and configured to cause the memory system to: receive a command to initialize the set of memory devices included in the memory system; receive, from a host system, a command to initialize the set of memory devices included in the memory system; select, in accordance with the command, a first memory device from the set of memory devices in accordance with a randomly selected number; select, based at least in part on the command, a first memory device from the set of memory devices using an output of a random number generator; perform a first initialization procedure corresponding to the command on a first subset of the set of memory devices according to a first operational parameter corresponding to the first memory device, the first subset of the set of memory devices comprising the first memory device; and perform a first initialization corresponding to the command on a first subset of the set of memory devices according to the first operational parameter, the first subset of the set of memory devices comprising the first memory device; store, at one or more registers, a first result associated with performance of the first initialization procedure, wherein the first result comprises a successful result or a failed result. store the first result and the second result in one or more registers. Although the claims at issue are not identical, they are not patentably distinct from each other because the claims in the present application are broader than and encompass the subject matter of the claims from the patent. The dependent claims recite intermediate limitations that correspond in scope to limitations recited in claim 6 of the patent, namely with respect to reading operational parameters, and performing subsequent initialization. 19/013982, Claim 11 12223184, Claim 1 A memory system, comprising: a set of memory devices; and processing circuitry coupled with the set of memory devices and configured to cause the memory system to: A memory system, comprising: a set of memory devices; and processing circuitry coupled with the set of memory devices and configured to cause the memory system to: receive a command to initialize the set of memory devices included in the memory system; receive, from a host system, a command to initialize the set of memory devices included in the memory system; select, in accordance with the command, a first memory device from the set of memory devices in accordance with a randomly selected number; select, based at least in part on the command, a first memory device from the set of memory devices using an output of a random number generator; perform a first initialization procedure, corresponding to the command, on a first subset of the set of memory devices according to a first operational parameter that corresponds to the first memory device, wherein the first subset of the set of memory devices comprises the first memory device; and perform a first initialization corresponding to the command on a first subset of the set of memory devices according to the first operational parameter, the first subset of the set of memory devices comprising the first memory device; perform, in accordance with performing the first initialization procedure, a second initialization procedure, corresponding to the command, on a second subset of the set of memory devices according to a set of second operational parameters, perform, after performing the first initialization and reading the set of second operational parameters, a second initialization corresponding to the command on the second subset of the set of memory devices according to the set of second operational parameters; and wherein each second operational parameter of the set of second operational parameters corresponds to a respective memory device of the second subset of the set of memory devices, the second subset of the set of memory devices different than the first subset of the set of memory devices. read, from the first memory device, a set of second operational parameters, each second operational parameter of the set of second operational parameters corresponding to a respective memory device of a second subset of the set of memory devices different than the first subset of the set of memory devices; Although the claims at issue are not identical, they are not patentably distinct from each other because the claims in the present application are broader than and encompass the subject matter of the claims from the patent. The dependent claims recite intermediate limitations that correspond in scope to limitations recited in claim 6 of the patent, namely with respect to reading operational parameters, performing subsequent initialization, and storing results. 19/013982, Claim 21 12223184, Claim 19 A non-transitory computer-readable medium storing code comprising instructions which, when executed by processing circuitry of a memory system, cause the memory system to: A non-transitory computer-readable medium storing. code comprising instructions which, when executed by processing circuitry of a memory system, cause the memory system to: receive a command to initialize a set of memory devices included in the memory system; receive, from a host system, a command to initialize a set of memory devices included in the memory system; select, in accordance with the command, a first memory device from the set of memory devices in accordance with a randomly selected number; select, based at least in part on the command, a first memory device from the set of memory devices using an output of a random number generator; perform a first initialization procedure corresponding to the command on a first subset of the set of memory devices according to a first operational parameter corresponding to the first memory device, the first subset of the set of memory devices comprising the first memory device; and perform a first initialization corresponding to the command on a first subset of the set of memory devices according to the first operational parameter, the first subset of the set of memory devices comprising the first memory device; store a first result associated with performance of the first initialization procedure at one or more registries, wherein the first result is a successful result or a failed result. store the first result and the second result in one or more registers. Although the claims at issue are not identical, they are not patentably distinct from each other because the claims in the present application are broader than and encompass the subject matter of the claims from the patent. CONCLUSION The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. 20200066364, [0038]: “…Accessing a memory device can include having an ability to perform operations on the memory device and receive results or can include receiving results of previously performed operations. For example, the access can be access through a controller of a memory system which allows the processing device to select individual die on which to perform endurance testing….: DIRECTION OF FUTURE CORRESPONDENCES Any inquiry concerning this communication or earlier communications from the examiner should be directed to KALPIT PARIKH whose telephone number is (571)270-1173. The examiner can normally be reached MON THROUGH FRI 9:30 TO 6:00. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Arpan Savla can be reached on 571-272-1077. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /KALPIT PARIKH/ Primary Examiner, Art Unit 2137 KALPIT . PARIKH Primary Examiner Art Unit 2137
Read full office action

Prosecution Timeline

Jan 08, 2025
Application Filed
Jan 10, 2026
Non-Final Rejection — §DP (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12602168
OPERATION METHODS OF MEMORY SYSTEMS, MEMORY CONTROLLERS, MEMORY SYSTEMS, AND STORAGE MEDIUMS
2y 5m to grant Granted Apr 14, 2026
Patent 12591366
CONCURRENTLY WRITING LESS-DENSELY-PROGRAMMED AND MORE-DENSELY-PROGRAMMED MEMORY WITHOUT ADDITIONAL HARDWARE
2y 5m to grant Granted Mar 31, 2026
Patent 12572304
LOW-LATENCY PROCESSING FOR UNMAP COMMANDS
2y 5m to grant Granted Mar 10, 2026
Patent 12554401
STORAGE SYSTEM, COMPUTER SYSTEM, AND CONTROL METHOD FOR STORAGE SYSTEM
2y 5m to grant Granted Feb 17, 2026
Patent 12554429
CROSS-COMPARISON OF DATA COPY PAIRS DURING MEMORY DEVICE INITIALIZATION
2y 5m to grant Granted Feb 17, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

AI Strategy Recommendation

Get an AI-powered prosecution strategy using examiner precedents, rejection analysis, and claim mapping.
Powered by AI — typically takes 5-10 seconds

Prosecution Projections

1-2
Expected OA Rounds
82%
Grant Probability
90%
With Interview (+8.9%)
3y 0m
Median Time to Grant
Low
PTA Risk
Based on 626 resolved cases by this examiner. Grant probability derived from career allow rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month