Notice of Pre-AIA or AIA Status
The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA .
Response to Arguments
Applicant's arguments filed 08/10/26 have been fully considered but they are not persuasive.
Re claim 1, applicant argues that Matsumoto does not disclose “distribut[ing] the color information of pixels within the plurality of blocks of pixel data across different groups of memory modules from among multiple memory modules” because “This feature requires assigning pixel-related color information to different memory-module groups that collectively form part of a multi-module storage system” (Remarks p21).
In response to applicant's argument that the references fail to show certain features of the invention, it is noted that the features upon which applicant relies (i.e., assigning pixel-related color information to different memory-module groups that collectively form part of a multi-module storage system) are not recited in the rejected claim(s). Although the claims are interpreted in light of the specification, limitations from the specification are not read into the claims. See In re Van Geuns, 988 F.2d 1181, 26 USPQ2d 1057 (Fed. Cir. 1993).
Additionally, Matsumoto discloses distributing color information pixels (see fig 3) across different groups of memory modules (fig 7, different modules of buffer memory 140, as well as processors and memory card, pars [0049]-[0050]).
Applicant further argues that Matsumoto fails to disclose “the claimed hierarchical storage process” (Remarks p22). Examiner respectfully disagrees. Matsumoto discloses the RAW image data is separated into vertical/horizontal pixels of a same color, which is equivalent to “strip[ing]”. The pixel data is parsed into like colors (see fig 3), equivalent to “partition[ing]”. The composite image data is moved into composite RAW memory portion and then to a memory card, equivalent to “distribut[ing]” (see figs 3 and 7, pars [0049]-[0050]).
Claim Rejections - 35 USC § 102
The text of those sections of Title 35, U.S. Code not included in this action can be found in a prior Office action.
Claim(s) 1-4, 7-11, 14-17, and 20 is/are rejected under 35 U.S.C. 102(a)(1) as being anticipated by Matsumoto et al. (US 2020/0204730, hereinafter Matsumoto).
Re claim 1, Matsumoto discloses, an image recording system for storing digital image data that is related to an image, the image capturing system comprising: a memory storage (140), having a plurality of memory modules (fig 7); and a memory controller (130) configured to: access digital image data in a raw image format that includes color information for a plurality of pixels of the image (par [0049], fig 3, RAW DATA x 8), stripe the digital image data into a plurality of blocks of image data (pars [0049]-[0050], fig 3, R1-R8), partition the plurality of blocks of image data into a plurality of blocks of pixel data (pars [0049]-[0050]), and distribute the color information of pixels within the plurality of blocks of pixel data across different groups of memory modules from among multiple memory modules (pars [0049]-[0050], RED DATA, BLUE DATA, GREEN DATA, see also fig 7).
Re claim 2, Matsumoto discloses the limitations of claim 1 including wherein the color information comprises luminance or chrominance color components of YUV color model or red, green or blue color components of a red, green, blue (RGB) color model (figs 3-7).
Re claim 3, Matsumoto discloses the limitations of claim 1 including wherein the pixels of the image are arranged in a first series of rows and a first series of columns to form an array of pixels, and wherein the memory controller is configured to stripe the digital image data row-wise along the first series of rows into the plurality of blocks of image data (fig 3).
Re claim 4, Matsumoto discloses the limitations of claim 3 including wherein the memory controller is configured to partition the plurality of blocks of image data into a plurality of second series of rows and a plurality of second series of columns to form a plurality of arrays of pixel data (fig 3).
Re claim 7, Matsumoto discloses the limitations of claim 1 including wherein the memory controller is configured to distribute the color information of pixels from among the plurality of pixels that are within the plurality of blocks of pixel data across the different groups of memory modules in a round-robin fashion (fig 3).
Claims 8, 9, 10, 11, 14, 15, 16, 17, and 20 are rejected for the reasons stated in claims 1, 2, 3, 4, 7, 1, 3, 4, and 7, respectively. The method steps and system as claimed would have been anticipated by the recording system of Matsumoto.
Allowable Subject Matter
Claims 5, 6, 12, 13, 18, 19, and 21-23 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.
Conclusion
THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).
A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any nonprovisional extension fee (37 CFR 1.17(a)) pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.
Contact
Any inquiry concerning this communication or earlier communications from the examiner should be directed to JOEL W FOSSELMAN whose telephone number is (571)270-3728. The examiner can normally be reached 8:00 - 5:00 M-F.
Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice.
If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Twyler Haskins can be reached at (571)272-7406. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.
Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.
/JOEL W FOSSELMAN/Primary Examiner, Art Unit 2639
Prosecution Insights