Prosecution Insights
Last updated: July 17, 2026
Application No. 19/024,059

METHOD FOR CONTROLLING POWER SUPPLY OF LED LAMP RELATED APPLICATIONS

Non-Final OA §DP
Filed
Jan 16, 2025
Priority
Mar 10, 2015 — CN 201510104823.3 +91 more
Examiner
TRAN, ANH Q
Art Unit
2844
Tech Center
2800 — Semiconductors & Electrical Systems
Assignee
Jiaxing Super Lighting Electric Appliance Co., Ltd.
OA Round
1 (Non-Final)
90%
Grant Probability
Favorable
1-2
OA Rounds
2m
Est. Remaining
95%
With Interview

Examiner Intelligence

Grants 90% — above average
90%
Career Allowance Rate
1021 granted / 1132 resolved
+22.2% vs TC avg
Minimal +5% lift
Without
With
+5.0%
Interview Lift
resolved cases with interview
Fast prosecutor
1y 8m
Avg Prosecution
13 currently pending
Career history
1140
Total Applications
across all art units

Statute-Specific Performance

§101
1.6%
-38.4% vs TC avg
§103
44.6%
+4.6% vs TC avg
§102
30.6%
-9.4% vs TC avg
§112
5.4%
-34.6% vs TC avg
Black line = Tech Center average estimate • Based on career data from 1132 resolved cases

Office Action

§DP
DETAILED ACTION Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Double Patenting The nonstatutory double patenting rejection is based on a judicially created doctrine grounded in public policy (a policy reflected in the statute) so as to prevent the unjustified or improper timewise extension of the “right to exclude” granted by a patent and to prevent possible harassment by multiple assignees. A nonstatutory double patenting rejection is appropriate where the conflicting claims are not identical, but at least one examined application claim is not patentably distinct from the reference claim(s) because the examined application claim is either anticipated by, or would have been obvious over, the reference claim(s). See, e.g., In re Berg, 140 F.3d 1428, 46 USPQ2d 1226 (Fed. Cir. 1998); In re Goodman, 11 F.3d 1046, 29 USPQ2d 2010 (Fed. Cir. 1993); In re Longi, 759 F.2d 887, 225 USPQ 645 (Fed. Cir. 1985); In re Van Ornum, 686 F.2d 937, 214 USPQ 761 (CCPA 1982); In re Vogel, 422 F.2d 438, 164 USPQ 619 (CCPA 1970); In re Thorington, 418 F.2d 528, 163 USPQ 644 (CCPA 1969). A timely filed terminal disclaimer in compliance with 37 CFR 1.321(c) or 1.321(d) may be used to overcome an actual or provisional rejection based on nonstatutory double patenting provided the reference application or patent either is shown to be commonly owned with the examined application, or claims an invention made as a result of activities undertaken within the scope of a joint research agreement. See MPEP § 717.02 for applications subject to examination under the first inventor to file provisions of the AIA as explained in MPEP § 2159. See MPEP § 2146 et seq. for applications not subject to examination under the first inventor to file provisions of the AIA . A terminal disclaimer must be signed in compliance with 37 CFR 1.321(b). The filing of a terminal disclaimer by itself is not a complete reply to a nonstatutory double patenting (NSDP) rejection. A complete reply requires that the terminal disclaimer be accompanied by a reply requesting reconsideration of the prior Office action. Even where the NSDP rejection is provisional the reply must be complete. See MPEP § 804, subsection I.B.1. For a reply to a non-final Office action, see 37 CFR 1.111(a). For a reply to final Office action, see 37 CFR 1.113(c). A request for reconsideration while not provided for in 37 CFR 1.113(c) may be filed after final for consideration. See MPEP §§ 706.07(e) and 714.13. The USPTO Internet website contains terminal disclaimer forms which may be used. Please visit www.uspto.gov/patent/patents-forms. The actual filing date of the application in which the form is filed determines what form (e.g., PTO/SB/25, PTO/SB/26, PTO/AIA /25, or PTO/AIA /26) should be used. A web-based eTerminal Disclaimer may be filled out completely online using web-screens. An eTerminal Disclaimer that meets all requirements is auto-processed and approved immediately upon submission. For more information about eTerminal Disclaimers, refer to www.uspto.gov/patents/apply/applying-online/eterminal-disclaimer. Claims 1-4 are rejected on the ground of nonstatutory double patenting as being unpatentable over claims 1-3 of U.S. Patent No. 12,078,301. Although the claims at issue are not identical, they are not patentably distinct from each other because, despite the claim recitations are merely reworded to recite the same limitation in different language and some of the limitations have been grouped in a slightly different manner, the instant claims are broader than and thus anticipated by the patent claims. For examples: Claim 1, the elements and limitations are anticipated by the patent claim 1. Claim 2, the elements and limitations are anticipated by the patent claim 1. Claim 3, the elements and limitations are anticipated by the patent claim 2. Claim 4, the elements and limitations are anticipated by the patent claim 3. Allowable Subject Matter Claims 5-11 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims. The following is an examiner’s statement of reasons for allowance: with respect to claims 12 and 17, in addition to other limitations in the claims, the prior art false to teach, disclose or render obvious the applicant’s invention as claimed, particularly the feature describing: Claims 12 and 17, detecting a bus voltage on a power loop of the LED lamp determining whether the detected bus voltage exceeds a first voltage level for a first period; entering an emergency mode when the detected bus voltage exceeds a first voltage level for a first period; and entering a detection mode when the detected bus voltage does not exceed the first voltage level for the first period. Any comments considered necessary by applicant must be submitted no later than the payment of the issue fee and, to avoid processing delays, should preferably accompany the issue fee. Such submissions should be clearly labeled “Comments on Statement of Reasons for Allowance.” Conclusion Any inquiry concerning this communication or earlier communications from the examiner should be directed to ANH Q TRAN whose telephone number is (571)272-1813. The examiner can normally be reached M-F: 9AM - 5PM. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Alexander H Taningco can be reached at 571-272-8048. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /ANH Q TRAN/Primary Examiner, Art Unit 2845 6/22/26
Read full office action

Prosecution Timeline

Jan 16, 2025
Application Filed
Jun 25, 2026
Non-Final Rejection mailed — §DP (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12681664
PAGE BUFFER CIRCUIT AND PERIPHERAL CIRCUIT OF A MEMORY DEVICE
2y 10m to grant Granted Jul 14, 2026
Patent 12681893
PROCESSING OF ETHERNET PACKETS AT A PROGRAMMABLE INTEGRATED CIRCUIT
1y 8m to grant Granted Jul 14, 2026
Patent 12683587
SEMICONDUCTOR DEVICE AND SEMICONDUCTOR SYSTEM
1y 7m to grant Granted Jul 14, 2026
Patent 12675087
MULTI-CHANNEL ACTUATOR FOR DRIVING A LOW-SIDE DEVICE
2y 9m to grant Granted Jul 07, 2026
Patent 12671754
MULTI-MODE LINE DRIVER CIRCUIT FOR THE PHYSICAL LAYER OF A NETWORK CONNECTION, PARTICULARLY OF AN ETHERNET COMMUNICATION, SUPPORTING DIFFERENT SIGNAL LEVELS FOR DIFFERENT COMMUNICATION STANDARDS
3y 3m to grant Granted Jun 30, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

1-2
Expected OA Rounds
90%
Grant Probability
95%
With Interview (+5.0%)
1y 8m (~2m remaining)
Median Time to Grant
Low
PTA Risk
Based on 1132 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month