Prosecution Insights
Last updated: August 06, 2026
Application No. 19/036,996

Zero Voltage Switching in Buck Topology

Non-Final OA §103
Filed
Jan 24, 2025
Priority
Jan 24, 2024 — provisional 63/624,654
Examiner
QUDDUS, NUSRAT
Art Unit
Tech Center
Assignee
Rompower Technology Holdings LLC
OA Round
1 (Non-Final)
89%
Grant Probability
Favorable
1-2
OA Rounds
1y 0m
Est. Remaining
95%
With Interview

Examiner Intelligence

Grants 89% — above average
89%
Career Allowance Rate
732 granted / 822 resolved
+29.1% vs TC avg
Moderate +6% lift
Without
With
+6.0%
Interview Lift
resolved cases with interview
Typical timeline
2y 6m
Avg Prosecution
13 currently pending
Career history
835
Total Applications
across all art units

Statute-Specific Performance

§101
0.4%
-39.6% vs TC avg
§103
50.7%
+10.7% vs TC avg
§102
33.1%
-6.9% vs TC avg
§112
11.0%
-29.0% vs TC avg
Black line = Tech Center average estimate • Based on career data from 822 resolved cases

Office Action

§103
DETAIL ACTION Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . This Office Action is in response to Applicant’s filing on 01/24/25. Drawings Figure 3-8 (See Spec., Para 9) should be designated by a legend such as --Prior Art-- because only that which is old is illustrated. See MPEP § 608.02(g). Corrected drawings in compliance with 37 CFR 1.121(d) are required in reply to the Office action to avoid abandonment of the application. The replacement sheet(s) should be labeled “Replacement Sheet” in the page header (as per 37 CFR 1.84(c)) so as not to obstruct any portion of the drawing figures. If the changes are not accepted by the examiner, the applicant will be notified and informed of any required corrective action in the next Office action. The objection to the drawings will not be held in abeyance. Claim Objections Claim 1 is objected to because of the following informalities: Regarding independent claim 1, in lines ‘7, 11, 22’, amend phrase from “a controlled termination” to – “a controlled terminal” --. Appropriate correction is required. Claim Rejections - 35 USC § 103 The following is a quotation of 35 U.S.C. 103 which forms the basis for all obviousness rejections set forth in this Office action: A patent for a claimed invention may not be obtained, notwithstanding that the claimed invention is not identically disclosed as set forth in section 102, if the differences between the claimed invention and the prior art are such that the claimed invention as a whole would have been obvious before the effective filing date of the claimed invention to a person having ordinary skill in the art to which the claimed invention pertains. Patentability shall not be negated by the manner in which the invention was made. Claim 1 is rejected under 35 U.S.C. 103 as being unpatentable over Vinciarelli (US Pat 8669744), in view of Jitaru (US Pub 2024/022162). PNG media_image1.png 416 590 media_image1.png Greyscale Above Fig. 8, from Vinciarelli (US Pat 8669744) Regarding independent claim 1, Vinciarelli teaches (Fig. 7-12, 17; wherein note that Viniciarelli’s Fig. 7-8 being same as Applicant’s Fig. 6 and similar to Applicant’s Fig. 9) a buck converter (Fig. 8; col. 6 L56-col. 10 L64) comprising: an input voltage source having first and second terminals (DC Vin with +/- terminals); an inductive element (i.e., anticipated parasitic inductance on terminal that is shared by ‘S1-2 and inductor L’, from node 157); a first power switch (S1 with body diode D1) having first (S1’s 1st terminal connected to receive DC Vin+) and second terminals (S1’s 2nd terminal connected to provide output to node 157) and a controlled termination which turns the first power switch on and off (S1’s a controlled termination being on its gate/base terminal, driven by 172 to be on and off), wherein the first terminal of the first power switch is connected to the first terminal of the input voltage source (S1’s 1st terminal connected to receive DC Vin+); second power switch (S2 with body diode D2 and parasitic capacitance Cp) having first (S2’s 1st terminal connected to S1’s 2nd terminal at node 157) and second (S2’s 2nd terminal connected to DC Vin-) terminals and a controlled termination which turns the second power switch on and off (S2’s a controlled termination being on its gate/base terminal, driven by 172 to be on and off), wherein the second terminal of the second power switch is connected to the second terminal of the input voltage source (S2’s 2nd terminal connected to DC Vin-) and the first terminal of the second power switch is connected to the second terminal of first power switch (S2’s 1st terminal connected to S1’s 2nd terminal at node 157); an inductor element (L) connected between a common connection (i.e., at node 157) of the first and second power switches (S2’s 1st terminal connected to S1’s 2nd terminal at node 157) and load (154); and a shorting switch module (170) comprising a unidirectional switch (i.e., diode Dc 168) in series with a controlled switch (i.e., switch Sc with body diode 166B) and further in series with …, wherein the controlled switch has a controlled termination through which the controlled switch is turned on and off (Sc’s a controlled termination being on its gate/base terminal, driven by 172 to be on and off), and the shorting switch module (170) is connected in parallel with the inductive element (i.e., anticipated parasitic inductance on terminal that is shared by ‘S1-2 and inductor L’, from node 157). However, Vinciarelli fails to teach an output capacitor connected in parallel to a load resistor; an inductor element connected between a common connection of the first and second power switches and the output capacitor; and a shorting switch module included a unidirectional switch in series with a controlled switch and further in series with a voltage injection voltage source. PNG media_image2.png 475 596 media_image2.png Greyscale Above Fig. 5d, from Jitaru (US Pub 2024/022162) However, Jitaru teaches (Fig. 5d; Para 83-88) an output capacitor (Co) connected in parallel to a load resistor (Load); an inductor element (Lo) connected between a common connection (node between M1-2 & L0, such as at node A) of the first (M1 with parasitic capacitance) and second (M2 with parasitic capacitance) power switches and the output capacitor (Co); and a shorting switch module’s (610 connected in parallel with Lo and also operation wise anticipated parasitic inductance on terminal that is shared by ‘M1-2, L0, from node A) included a unidirectional switch (diode D2 520) in series with a controlled switch (switch Sy 1020 includes a controlled termination being its gate/base terminal, driven by controller 4444 to be on and off) and further in series with a voltage injection voltage source (Vinjc 4033; Para 56-48, 65-66, 101, 121-122, 123, 143). Thus, it would have been obvious to one of ordinary skill in the art before the effective filing date of the claimed invention to have modified Viniciarelli’s taught converter to include an output capacitor connected in parallel to a load resistor; an inductor element connected between a common connection of the first and second power switches and the output capacitor; and a shorting switch module included a unidirectional switch in series with a controlled switch and further in series with a voltage injection voltage source, as disclosed by Jitaru, as doing so would have proficiently trapped energy and prevent parasitic oscillation, and resulting maintenance of overall steady operation within the circuit while meeting load’s requirement more efficiently at the same time, as taught by Jitaru (abstract). Conclusion Any inquiry concerning this communication or earlier communications from the examiner should be directed to NUSRAT QUDDUS whose telephone number is (571)270-7921. The examiner can normally be reached on M-Th 9-4 PM ET. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, CRYSTAL L. HAMMOND can be reached at (571) 270-1682. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /NUSRAT QUDDUS/Examiner, Art Unit 2838
Read full office action

Prosecution Timeline

Jan 24, 2025
Application Filed
Jul 17, 2026
Non-Final Rejection mailed — §103 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12700812
METHOD FOR IMPROVING EFFICIENCY OF MICRO-INVERTER AND DUAL-ACTIVE-BRIDGE-TYPE MICRO-INVERTER
2y 3m to grant Granted Aug 04, 2026
Patent 12695396
POWER CONVERSION DEVICE
2y 8m to grant Granted Jul 28, 2026
Patent 12695371
CASCADED POWER CONVERSION SYSTEM AND POWER DISTRIBUTION METHOD THEREOF
2y 3m to grant Granted Jul 28, 2026
Patent 12689298
CONTROL CIRCUIT AND METHOD FOR CONTROLLING A DC/DC CONVERTER
2y 5m to grant Granted Jul 21, 2026
Patent 12681521
TECHNIQUES FOR VOLTAGE REFERENCE CIRCUITS WITH ADAPTIVE POWER CYCLING
2y 3m to grant Granted Jul 14, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

1-2
Expected OA Rounds
89%
Grant Probability
95%
With Interview (+6.0%)
2y 6m (~1y 0m remaining)
Median Time to Grant
Low
PTA Risk
Based on 822 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month