Prosecution Insights
Last updated: October 27, 2026
Application No. 19/042,760

SOURCE ORDERING IN DEVICE INTERCONNECTS

Final Rejection §103
Filed
Jan 31, 2025
Priority
Nov 16, 2020 — provisional 63/114,440 +1 more
Examiner
HASSAN, AURANGZEB
Art Unit
2184
Tech Center
2100 — Computer Architecture & Software
Assignee
Intel Corporation
OA Round
2 (Final)
80%
Grant Probability
Favorable
3-4
OA Rounds
1y 1m
Est. Remaining
97%
With Interview

Examiner Intelligence

Grants 80% — above average
80%
Career Allowance Rate
622 granted / 774 resolved
+25.4% vs TC avg
Strong +17% interview lift
Without
With
+17.0%
Interview Lift
resolved cases with interview
Typical timeline
2y 10m
Avg Prosecution
23 currently pending
Career history
812
Total Applications
across all art units

Statute-Specific Performance

§101
2.6%
-37.4% vs TC avg
§103
56.4%
+16.4% vs TC avg
§102
27.2%
-12.8% vs TC avg
§112
5.4%
-34.6% vs TC avg
Black line = Tech Center average estimate • Based on career data from 774 resolved cases

Office Action

§103
DETAILED ACTION Notice of Pre-AIA or AIA Status 1. The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Claim Rejections - 35 USC § 103 2. In the event the determination of the status of the application as subject to AIA 35 U.S.C. 102 and 103 (or as subject to pre-AIA 35 U.S.C. 102 and 103) is incorrect, any correction of the statutory basis (i.e., changing from AIA to pre-AIA ) for the rejection will not be considered a new ground of rejection if the prior art relied upon, and the rationale supporting the rejection, would be the same under either status. The following is a quotation of 35 U.S.C. 103 which forms the basis for all obviousness rejections set forth in this Office action: A patent for a claimed invention may not be obtained, notwithstanding that the claimed invention is not identically disclosed as set forth in section 102, if the differences between the claimed invention and the prior art are such that the claimed invention as a whole would have been obvious before the effective filing date of the claimed invention to a person having ordinary skill in the art to which the claimed invention pertains. Patentability shall not be negated by the manner in which the invention was made. 3. Claims 21 – 24, 32, 34 – 38, 41, and 42 are rejected under 35 U.S.C. 103 as being unpatentable over Sankaran et al. (US Publication Number 2020/0004703, hereinafter “Sankaran”) in view of Lesartre et al. (US Publication Number 2020/0356497, hereinafter “Lesartre”). 4. As per claims 21 and 36, Sankaran teaches an apparatus and system comprising: a first device (1005, figure 10); and a second device (1025, figure 10) coupled to the first device by an interconnect (via interconnect 1006, figure 10), wherein the second device comprises a port (ports 1005 to 1015 and 1017/1021, figure 10) to couple the second device to the interconnect (paragraph 268 coupling), wherein the port comprises: protocol circuitry to implement a Peripheral Component Interconnect Express (PCIe)-based link on the interconnect (PCIe based, paragraph 267), wherein the protocol circuitry is to: identify a memory transaction to transmit from the first device to the second device on the link (memory transaction handling, paragraphs 271- 274); and receive a completion for the memory transaction on the link from the first device (successful completion, paragraphs 91/102/160). Sankaran does not appear to explicitly disclose select an unordered virtual channel for use with the memory transaction, wherein the unordered virtual channel is to be selected from a plurality of different virtual channels for the link, ordering of transactions on the unordered virtual channel is defined to be requester-managed, and completions are to be received for read and write transactions on the unordered virtual channel; send the memory transaction on the link, wherein the transaction comprises a field (TLP header includes a traffic class field, figures 9a/b, paragraphs 194 and 195) to identify that the unordered virtual channel applies to the transaction. However, Lesartre discloses select an unordered virtual channel (VC, paragraph 53) for use with the memory transaction (unordered transaction, paragraph 75), wherein the unordered virtual channel is to be selected from a plurality of different virtual channels for the link (paragraph 63), ordering of transactions on the unordered virtual channel is defined to be requester-managed (ordering relationship with transactions, paragraph 70), and completions are to be received for read and write transactions on the unordered virtual channel (completion handling, paragraph 75); send the memory transaction on the link, wherein the transaction comprises a field (VC identifier information element of packet, paragraph 11 identifies transaction class with head information, paragraph 25) to identify that the unordered virtual channel applies to the transaction (unordered transaction class for VC, paragraph 75). Sankaran and Lesartre are analogous art because they are from the same field of endeavor virtual channel handling. It would have been obvious to one of ordinary skill in the art before the effective filing date of the claimed invention, having the teachings of Sankaran and Lesartre before him or her, to modify the structure of Sankaran to include the ordering mechanism of Lesartre because it would enhance the VM functionality. One of ordinary skill would be motivated to make such modification in order to enhance packet handling (paragraph 1). Therefore, it would have been obvious to combine Lesartre with Sankaran to obtain the invention as specified in the instant claims. 5. As per claims 34 and 41, Sankaran teaches a method and non-transitory machine-readable storage medium comprising: receiving, at a first device (1005, figure 10), a transaction layer packet (paragraph 272, TLP) from a second device (1025, figure 1) on a link (link 1006, figure 10), wherein the link couples the first device to a second device and is compliant with a Peripheral Component Interconnect Express (PCIe) based protocol (PCIe, paragraph 271); performing a write to a memory element based on the memory write request (memory transaction handling, paragraphs 271- 274, successful completion, paragraphs 91/102/160). Sankaran does not appear to explicitly disclose a memory write request and indicates an unordered virtual channel, wherein the unordered virtual channel is one of a plurality of virtual channels defined for the link; and sending a completion based on memory write request being received on the unordered virtual channel. However, Lesartre discloses a memory write request and indicates an unordered virtual channel (VC, paragraph 53, unordered transaction, paragraph 75), wherein the unordered virtual channel is one of a plurality of virtual channels defined for the link (plurality of VCs, paragraphs 53 and 57); and sending a completion based on memory write request being received on the unordered virtual channel (completion handling, paragraph 75). Sankaran and Lesartre are analogous art because they are from the same field of endeavor virtual channel handling. It would have been obvious to one of ordinary skill in the art before the effective filing date of the claimed invention, having the teachings of Sankaran and Lesartre before him or her, to modify the structure of Sankaran to include the ordering mechanism of Lesartre because it would enhance the VM functionality. One of ordinary skill would be motivated to make such modification in order to enhance packet handling (paragraph 1). Therefore, it would have been obvious to combine Lesartre with Sankaran to obtain the invention as specified in the instant claims. 6. Sankaran modified by the teachings of Lesartre as seen in claim 21 above, as per claim 22, Lesartre teaches an apparatus, wherein the memory transaction comprises a memory write and the completion is received for the memory write transaction on the unordered virtual channel (completion handling, paragraph 75). 7. Sankaran modified by the teachings of Lesartre as seen in claim 21 above, as per claims 23, 35, and 42, Sankaran teaches an apparatus, method, and medium, wherein another one of the plurality of virtual channels is based on a PCIe producer/consumer ordering model (paragraphs 94 and 210). 8. Sankaran modified by the teachings of Lesartre as seen in claim 21 above, as per claim 24, Lesartre teaches an apparatus, further comprising ordering management logic to define and manage ordering of transactions to be transmitted from the first device on the unordered virtual channel of the link (ordering relationship with transactions, paragraph 70). 9. Sankaran modified by the teachings of Lesartre as seen in claim 21 above, as per claim 32, Sankaran teaches an apparatus, wherein the PCIe-based link is based on a PCIe 6 protocol (paragraph 261). 10. Sankaran modified by the teachings of Lesartre as seen in claim 21 above, as per claim 37, Sankaran teaches an apparatus, wherein the link allows multiple alternative paths for data transfer between the first device and the second device (plurality of paths between 1005/1025, figure 10, paragraph 289). 11. Sankaran modified by the teachings of Lesartre as seen in claim 21 above, as per claim 38, Sankaran teaches an apparatus, further comprising a switch device (1020, figure 10) positioned between the first device and the second device, wherein the switch device supports the unordered virtual channel (paragraph 269). Allowable Subject Matter 12. Claims 25 – 31, 33, 39, and 40 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims. Response to Arguments 13. Applicant's arguments filed 7/24/26 have been fully considered but they are not persuasive. Applicant argues Lesartre does not tie the unordered class to a specific virtual channel and instead has flexibility to share the same virtual channel. With respect to the Applicant’s arguments, the Examiner respectfully disagrees. The first transaction class of Lesartre follows a relaxed ordering model in which all requests and responses may pass each other (paragraphs 8, 18 and 75) where packets are clearly transmitted of the second, PCIe-ordered class on a virtual channel separate from virtual channels used for a first class (paragraphs 12, 13, and 26). Wherein each device supports a plurality of virtual channels with a queue per channel and packets are assigned to their channel when queued (paragraphs 36, 37, 57, and 63). A virtual channel that carries only the relaxed-ordering class is an unordered virtual channel (paragraphs 8 and 18) and assigning a transaction to it from among the supported channels is selecting an unordered virtual channel from a plurality of virtual channels for the link (paragraphs 39, 43, 58, and 61). Sankaran also has teachings to direct selected traffic to a non-default channel, (VC1, paragraph 136) In response to applicant's arguments against the references individually, one cannot show nonobviousness by attacking references individually where the rejections are based on combinations of references. See In re Keller, 642 F.2d 413, 208 USPQ 871 (CCPA 1981); In re Merck & Co., 800 F.2d 1091, 231 USPQ 375 (Fed. Cir. 1986). Conclusion 14. THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a). A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any nonprovisional extension fee (37 CFR 1.17(a)) pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action. Any inquiry concerning this communication or earlier communications from the examiner should be directed to AURANGZEB HASSAN whose telephone number is (571)272-8625. The examiner can normally be reached 7 AM to 3 PM. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Henry Tsai can be reached at 571-272-4176. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. AH /HENRY TSAI/Supervisory Patent Examiner, Art Unit 2184
Read full office action

Prosecution Timeline

Jan 31, 2025
Application Filed
Apr 24, 2026
Non-Final Rejection mailed — §103
Jul 24, 2026
Response Filed
Oct 13, 2026
Final Rejection mailed — §103 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12763987
ZONAL CONTROL ARCHITECTURE FOR SOFTWARE-DEFINED VEHICLE
2y 4m to grant Granted Oct 13, 2026
Patent 12754864
ACCELERATION FRAMEWORK TO CHAIN IPU ASIC BLOCKS
3y 9m to grant Granted Oct 06, 2026
Patent 12739150
METHODS, SYSTEMS, AND DEVICES FOR SIMULATING A CONNECTION BETWEEN A VEHICLE CONNECTOR AND AN ACCESSORY SYSTEM
2y 3m to grant Granted Sep 15, 2026
Patent 12705198
Automated Host Recovery of Peripheral-Initiated Communications Links
2y 8m to grant Granted Aug 11, 2026
Patent 12699667
SYSTEMS AND METHODS OF CONTROLLING COMMUNICATION MODES IN AN ELECTRONIC DEVICE
1y 9m to grant Granted Aug 04, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

3-4
Expected OA Rounds
80%
Grant Probability
97%
With Interview (+17.0%)
2y 10m (~1y 1m remaining)
Median Time to Grant
Moderate
PTA Risk
Based on 774 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month