Prosecution Insights
Last updated: October 04, 2026
Application No. 19/047,284

PRINT ON MASK AND PRINT ON CORE METHODS FOR 3D PRINTED CIRCUIT STRUCTURES

Non-Final OA §103§112
Filed
Feb 06, 2025
Priority
Jan 11, 2024 — provisional 63/619,778 +2 more
Examiner
GATES, BRADFORD M
Art Unit
1713
Tech Center
1700 — Chemical & Materials Engineering
Assignee
Lcp Medical Technologies LLC
OA Round
1 (Non-Final)
75%
Grant Probability
Favorable
1-2
OA Rounds
1y 1m
Est. Remaining
99%
With Interview

Examiner Intelligence

Grants 75% — above average
75%
Career Allowance Rate
514 granted / 687 resolved
+9.8% vs TC avg
Strong +24% interview lift
Without
With
+23.8%
Interview Lift
resolved cases with interview
Typical timeline
2y 9m
Avg Prosecution
11 currently pending
Career history
704
Total Applications
across all art units

Statute-Specific Performance

§101
0.9%
-39.1% vs TC avg
§103
52.0%
+12.0% vs TC avg
§102
15.9%
-24.1% vs TC avg
§112
26.1%
-13.9% vs TC avg
Black line = Tech Center average estimate • Based on career data from 687 resolved cases

Office Action

§103 §112
DETAILED ACTION Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Information Disclosure Statement It is noted that an information disclosure statement (IDS) was not included in the electronic file wrapper of the instant application. Applicant is reminded of the duty to disclose information material to patentability as defined by 37 C.F.R. 1.56 (also see MPEP 2001). Claim Objections Claims 3 and 10 are objected to because of the following informalities: claims 3 and 10 contain the typo “Argo” in line 6 of claim 3 and line 6 of line 10, which should be “Argon”. Appropriate correction is required. Claim Rejections - 35 USC § 112 The following is a quotation of 35 U.S.C. 112(b): (b) CONCLUSION.—The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the inventor or a joint inventor regards as the invention. The following is a quotation of 35 U.S.C. 112 (pre-AIA ), second paragraph: The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention. Claims 8-12 are rejected under 35 U.S.C. 112(b) or 35 U.S.C. 112 (pre-AIA ), second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which the inventor or a joint inventor (or for applications subject to pre-AIA 35 U.S.C. 112, the applicant), regards as the invention. Claim 8 recites the limitation "the second dielectric layer" in line 11. There is insufficient antecedent basis for this limitation in the claim. For the purposes of examination, "the second dielectric layer" will be considered to mean "the first dielectric layer". Claims 9-12 depend from claim 8 and, therefore, also contain this limitation. Claim Rejections - 35 USC § 103 In the event the determination of the status of the application as subject to AIA 35 U.S.C. 102 and 103 (or as subject to pre-AIA 35 U.S.C. 102 and 103) is incorrect, any correction of the statutory basis (i.e., changing from AIA to pre-AIA ) for the rejection will not be considered a new ground of rejection if the prior art relied upon, and the rationale supporting the rejection, would be the same under either status. The following is a quotation of 35 U.S.C. 103 which forms the basis for all obviousness rejections set forth in this Office action: A patent for a claimed invention may not be obtained, notwithstanding that the claimed invention is not identically disclosed as set forth in section 102, if the differences between the claimed invention and the prior art are such that the claimed invention as a whole would have been obvious before the effective filing date of the claimed invention to a person having ordinary skill in the art to which the claimed invention pertains. Patentability shall not be negated by the manner in which the invention was made. Claim(s) 1, 3-4, 7-8, and 10-12 is/are rejected under 35 U.S.C. 103 as being unpatentable over Subbaraman et al. (U.S. Patent Application Publication 2015/0104562, hereafter Subbaraman ‘562) in view of Schumann (U.S. Patent Application Publication 2022/0141954, hereafter Schumann ‘954). Claim 1: Subbaraman ‘562 teaches a method of creating a printed circuit board ([0012]) comprising: providing a core (101) having alignment marks (102), which correspond to the claimed fiducials, thereon and including a first circuit structure (104) (Fig. 1A, [0025]); aligning a printer with the alignment markers based on optical images of the core including the alignment marks ([0026]), the component of the printer performing the optical alignment corresponding the claimed camera; printing with the printer a first dielectric layer (105) on a first side of the core (Fig. 1B, [0026]); and printing with the printer a second circuit structure (108, 109, 110) in the first dielectric layer (Fig. 1C, [0027]). With respect to claim 1, Subbaraman ‘562 does not explicitly teach that the method includes printing a second one or more dielectric layer on a second side of the core, the second side reverse of the first side, and printing a third one or more circuit structure in the second dielectric layer on the second side of the core. Schumann ‘954 teaches a method of making a printed circuit board ([0003]) comprising providing a core (1) having a first circuit structure (1C) (Figs. 8D and 10A, [0126], [0133]), forming a dielectric layer (2) on a first side of the core (Figs. 8E and 10A, [0127], [0133]), and forming a circuit structure (21) in the dielectric layer (Figs. 8F and 10C, [0128], [0135]). Schumann ‘954 teaches that applying the dielectric layer and the circuit structure in the dielectric layer can be performed on both a first side of the core and a second side opposite the first side (Figs. 8D-F and 10A-C, [0127], [0128]). Schumann ‘954 teaches that forming the layers on both sides of the core allows for the inclusion of more wiring layers on the printed circuit board ([0017], [0020]). Both Schumann ‘954 and Subbaraman ‘562 teach methods of making a printed circuit board (‘562, [0012]; ‘954, [0003]). Therefore, it would have been obvious to one of ordinary skill in the art before the effective filing date of the claimed invention to perform the steps of printing with the printer a first dielectric layer and printing with the printer a second circuit structure in the first dielectric layer in the method taught by Subbaraman ‘562 on both sides as taught by Schumann ‘954 because forming the layers on both sides of the core allows for the inclusion of more wiring layers on the printed circuit board, as taught by Schumann ‘954. Claim 3: Subbaraman ‘562 teaches that the components of the printer can include an ink-jet head (abstract, [0026]). Claim 4: Subbaraman ‘562 teaches that the core can be a flexible circuit board containing circuit structure designed to be flexible ([0012], [0025]). Claim 7: Subbaraman ‘562 teaches that the method can further comprise printing with the printer an additional dielectric layer (111) and circuit structure (114) on the first side of the core (Figs. 1D-E, [0028], [0029]). With respect to claim 7, the modified teachings of Subbaraman ‘562 do not explicitly teach that the method includes printing an additional dielectric layer and circuit structure on the second side of the core. Schumann ‘954 teaches a method of making a printed circuit board ([0003]) comprising providing a core (1) having a first circuit structure (1C) (Figs. 8D and 10A, [0126], [0133]), forming a dielectric layer (2) on a first side of the core (Figs. 8E and 10A, [0127], [0133]), forming a circuit structure (21) in the dielectric layer (Figs. 8F and 10C, [0128], [0135]), and forming an additional dielectric layer (5) and circuit structure (2P,2C) on the first side (Fig. 10C, [0135]) Schumann ‘954 teaches that applying the additional dielectric layer and the circuit structure can be performed on both a first side of the core and a second side opposite the first side (10C, [0135]). Schumann ‘954 teaches that forming the layers on both sides of the core allows for the inclusion of more wiring layers on the printed circuit board ([0017], [0020]). Both Schumann ‘954 and Subbaraman ‘562 teach methods of making a printed circuit board (‘562, [0012]; ‘954, [0003]). Therefore, it would have been obvious to one of ordinary skill in the art before the effective filing date of the claimed invention to perform the step of printing with the printer an additional dielectric layer and circuit structure in the method taught by the modified teachings of Subbaraman ‘562 on both sides as taught by Schumann ‘954 because forming the layers on both sides of the core allows for the inclusion of more wiring layers on the printed circuit board, as taught by Schumann ‘954. Claim 8: Subbaraman ‘562 teaches a method of creating a printed circuit board ([0012]) comprising: providing a circuit structure core (101) having a masking layer (102, 103, 104) with alignment marks (102), which correspond to the claimed fiducials, thereon and defining a plurality of contact pads (103, 104) which could connect to a surface mounted device (Fig. 1A, [0025]); aligning a printer with the alignment markers based on optical images of the core including the alignment marks ([0026]), the component of the printer performing the optical alignment corresponding the claimed camera; printing with the printer a first dielectric layer (105) on a first side of the core (Fig. 1B, [0026]); and printing with the printer a second circuit structure (108, 109, 110) in the first dielectric layer (Fig. 1C, [0027]). With respect to claim 8, Subbaraman ‘562 does not explicitly teach that printing the first dielectric layer is performed on a second side of the circuit structure, the second side reverse of the first side. Schumann ‘954 teaches a method of making a printed circuit board ([0003]) comprising providing a core (1) having a first circuit structure (1C) (Figs. 8D and 10A, [0126], [0133]), forming a dielectric layer (2) on a first side of the core (Figs. 8E and 10A, [0127], [0133]), and forming a circuit structure (21) in the dielectric layer (Figs. 8F and 10C, [0128], [0135]). Schumann ‘954 teaches that applying the dielectric layer and the circuit structure in the dielectric layer can be performed on both a first side of the core and a second side opposite the first side (Figs. 8D-F and 10A-C, [0127], [0128]). Schumann ‘954 teaches that forming the layers on both sides of the core allows for the inclusion of more wiring layers on the printed circuit board ([0017], [0020]). Both Schumann ‘954 and Subbaraman ‘562 teach methods of making a printed circuit board (‘562, [0012]; ‘954, [0003]). Therefore, it would have been obvious to one of ordinary skill in the art before the effective filing date of the claimed invention to perform the steps of printing with the printer a first dielectric layer and printing with the printer a second circuit structure in the first dielectric layer in the method taught by Subbaraman ‘562 on both sides as taught by Schumann ‘954 because forming the layers on both sides of the core allows for the inclusion of more wiring layers on the printed circuit board, as taught by Schumann ‘954. Claim 10: Subbaraman ‘562 teaches that the components of the printer can include an ink-jet head (abstract, [0026]). Claim 11: Subbaraman ‘562 teaches that the method can further comprise printing with the printer an additional dielectric layer (111) and circuit structure (114) on the first side of the circuit structure core (Figs. 1D-E, [0028], [0029]). With respect to claim 11, the modified teachings of Subbaraman ‘562 do not explicitly teach that the method includes printing an additional dielectric layer and circuit structure on the second side of the circuit structure core. Schumann ‘954 teaches a method of making a printed circuit board ([0003]) comprising providing a circuit structure core (1) having a first circuit structure (1C) (Figs. 8D and 10A, [0126], [0133]), forming a dielectric layer (2) on a first side of the core (Figs. 8E and 10A, [0127], [0133]), forming a circuit structure (21) in the dielectric layer (Figs. 8F and 10C, [0128], [0135]), and forming an additional dielectric layer (5) and circuit structure (2P,2C) on the first side (Fig. 10C, [0135]) Schumann ‘954 teaches that applying the additional dielectric layer and the circuit structure can be performed on both a first side of the core and a second side opposite the first side (10C, [0135]). Schumann ‘954 teaches that forming the layers on both sides of the core allows for the inclusion of more wiring layers on the printed circuit board ([0017], [0020]). Both Schumann ‘954 and Subbaraman ‘562 teach methods of making a printed circuit board (‘562, [0012]; ‘954, [0003]). Therefore, it would have been obvious to one of ordinary skill in the art before the effective filing date of the claimed invention to perform the step of printing with the printer an additional dielectric layer and circuit structure in the method taught by the modified teachings of Subbaraman ‘562 on both sides as taught by Schumann ‘954 because forming the layers on both sides of the core allows for the inclusion of more wiring layers on the printed circuit board, as taught by Schumann ‘954. Claim 12: With respect to claim 12, the modified teachings of Subbaraman ‘562 do not explicitly teach that the method comprises mounting one or more SMT components to the plurality of contact pads. Schumann ‘954 teaches a method of making a printed circuit board ([0003]) comprising providing a circuit structure core (1) having a first circuit structure (1C) (Figs. 8D and 10A, [0126], [0133]), including a plurality of connection pads ([0011]). Schumann ‘954 teaches that the method can further comprise mounting electronic components, which correspond to the claimed SMT components, on the connection pads ([0011], [0012]). Both Schumann ‘954 and Subbaraman ‘562 teach methods of making a printed circuit board (‘562, [0012]; ‘954, [0003]). Therefore, it would have been obvious to one of ordinary skill in the art before the effective filing date of the claimed invention to add the step of mounting electronic components on the connection pads taught by Schumann ‘954 to the method taught by the modified teachings of Subbaraman ‘562 because it would have been a combination of prior art elements that would have yielded predictable results. Claim(s) 2 and 9 is/are rejected under 35 U.S.C. 103 as being unpatentable over Subbaraman et al. ‘562 in view of Schumann ‘954 as applied to claims 1 and 8 above, and further in view of Lee et al. (U.S. Patent Application Publication 2004/0118602, hereafter Lee ‘602). Claim 2: The modified teachings of Subbaraman ‘562 teach the limitations of claim 1, as discussed above. With respect to claim 2, they do not explicitly teach that the method comprises laminating a plurality of conductive layers together with one or more prepreg layers between adjacent conductive layers to form the core. Lee ‘602 teaches a method of making a printed circuit board (abstract) comprising providing a core (101, 102a, 102b) (Fig. 7a, [0089]), applying a first dielectric (103a) on a first side of the core (Fig. 7a, [0086], [0089]), applying a first circuit (104a) on the first dielectric (Fig. 7a, [0089]), applying a second dielectric (103b) on a second side of the core reverse of the first side (Fig. 7a, [0086], [0089]), and applying a second circuit (104b) on the second dielectric (Fig. 7a, [0089]). Lee ‘602 teaches that forming the core can comprise laminating two copper layers (102a, 102b) together with a prepreg layer (101) between the copper layers (Fig. 7a, [0089]). Both Lee ‘602 and Subbaraman ‘562 teach methods of making a printed circuit board (‘562, [0012]; ‘602, abstract). Therefore, it would have been obvious to one of ordinary skill in the art before the effective filing date of the claimed invention to add the step of forming the core by laminating two copper layers together with a prepreg layer between the copper layers taught by Lee ‘602 to the method taught by the modified teachings of Subbaraman ‘562 because it would have been a combination of prior art elements that would have yielded predictable results. Claim 9: The modified teachings of Subbaraman ‘562 teach the limitations of claim 8, as discussed above. With respect to claim 9, they do not explicitly teach that the method comprises laminating a plurality of conductive layers together with one or more prepreg layers between adjacent conductive layers to form the circuit structure core. Lee ‘602 teaches a method of making a printed circuit board (abstract) comprising providing a circuit structure core (101, 102a, 102b) (Fig. 7a, [0089]), applying a first dielectric (103a) on a first side of the core (Fig. 7a, [0086], [0089]), applying a first circuit (104a) on the first dielectric (Fig. 7a, [0089]), applying a second dielectric (103b) on a second side of the core reverse of the first side (Fig. 7a, [0086], [0089]), and applying a second circuit (104b) on the second dielectric (Fig. 7a, [0089]). Lee ‘602 teaches that forming the core can comprise laminating two copper layers (102a, 102b) together with a prepreg layer (101) between the copper layers (Fig. 7a, [0089]). Both Lee ‘602 and Subbaraman ‘562 teach methods of making a printed circuit board (‘562, [0012]; ‘602, abstract). Therefore, it would have been obvious to one of ordinary skill in the art before the effective filing date of the claimed invention to add the step of forming the circuit structure core by laminating two copper layers together with a prepreg layer between the copper layers taught by Lee ‘602 to the method taught by the modified teachings of Subbaraman ‘562 because it would have been a combination of prior art elements that would have yielded predictable results. Claim(s) 5-6 is/are rejected under 35 U.S.C. 103 as being unpatentable over Subbaraman et al. ‘562 in view of Schumann ‘954 as applied to claim 4 above, and further in view of Cheng et al. (U.S. Patent Application Publication 2022/0408552, hereafter Cheng ‘552). Claims 5-6: The modified teachings of Subbaraman ‘562 teach the limitations of claim 4, as discussed above. With respect to claim 5, they do not explicitly teach that the first dielectric layer, second circuit structure, second dielectric layer, and third circuit structure are disposed in one or more rigid regions of the PCB, which is a rigid-flex PCB having one or more flexible regions which are distinct from the one or more rigid regions. With respect to claim 6, they do not explicitly teach that printing the first dielectric layer, second circuit structure, second dielectric layer, and third circuit structure includes avoiding printing in the one or more flexible regions. Cheng ‘552 teaches a method of making a printed circuit board (abstract). Cheng ‘552 teaches that the printed circuit board can be a rigid-flex PCB (11) having a flexible region (112) which is distinct from the rigid regions (111) (Fig. 1A, [0027]) where the circuitry layers are deposited only in the rigid regions (Fig. 1A, [0027]). Cheng ‘552 teaches that this structure allows attaching modules in the flexible region while decreasing device thickness while increasing yield rate of device production ([0007]-[0009]). Both Cheng ‘552 and Subbaraman ‘562 teach methods of making a printed circuit board (‘562, [0012]; ‘552, abstract). Therefore, it would have been obvious to one of ordinary skill in the art before the effective filing date of the claimed invention to have the printed circuit board be a rigid-flex PCB having a flexible region which is distinct from the rigid regions where the circuitry layers are deposited only in the rigid regions as taught by Cheng ‘552 in the method taught by the modified teachings of Subbaraman ‘562 because this structure allows attaching modules in the flexible region while decreasing device thickness while increasing yield rate of device production, as taught by Cheng ‘552. The modified teachings of Subbaraman ‘562 teach that the circuitry layers, which would include the dielectric layers and circuit structures, are deposited only in the rigid regions of the PCB, as discussed above. Therefore, printing these layers avoids the flexible regions. Conclusion Any inquiry concerning this communication or earlier communications from the examiner should be directed to BRADFORD M GATES whose telephone number is (571)270-3558. The examiner can normally be reached Monday-Friday 9-5. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Joshua Allen can be reached at (571) 270-3176. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /BG/ /SHAMIM AHMED/Primary Examiner, Art Unit 1713
Read full office action

Prosecution Timeline

Feb 06, 2025
Application Filed
Aug 10, 2026
Non-Final Rejection mailed — §103, §112 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12709795
SUBSTRATE PROCESSING METHOD
1y 11m to grant Granted Aug 18, 2026
Patent 12698564
METHOD FOR COATING ZINC DIE-CAST PARTS, MULTI-LAYERED COATING FOR THE PROTECTION OF ZINC DIE-CAST PARTS, AND COATED ZINC DIE-CAST PART
2y 9m to grant Granted Aug 04, 2026
Patent 12692598
METHODS AND SYSTEMS FOR IMPROVED DEPOSITION PRODUCTS
2y 7m to grant Granted Jul 28, 2026
Patent 12686928
MACHINABLE COATING WITH ENVIRONMENTAL BARRIER PROPERTIES
3y 3m to grant Granted Jul 21, 2026
Patent 12686911
CHEMICALLY COMPLEX CERAMIC ABRADABLE SEALANT MATERIALS
2y 10m to grant Granted Jul 21, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

1-2
Expected OA Rounds
75%
Grant Probability
99%
With Interview (+23.8%)
2y 9m (~1y 1m remaining)
Median Time to Grant
Low
PTA Risk
Based on 687 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month