DETAILED ACTION
Notice of Pre-AIA or AIA Status
The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA .
Double Patenting
The nonstatutory double patenting rejection is based on a judicially created doctrine grounded in public policy (a policy reflected in the statute) so as to prevent the unjustified or improper timewise extension of the “right to exclude” granted by a patent and to prevent possible harassment by multiple assignees. A nonstatutory double patenting rejection is appropriate where the conflicting claims are not identical, but at least one examined application claim is not patentably distinct from the reference claim(s) because the examined application claim is either anticipated by, or would have been obvious over, the reference claim(s). See, e.g., In re Berg, 140 F.3d 1428, 46 USPQ2d 1226 (Fed. Cir. 1998); In re Goodman, 11 F.3d 1046, 29 USPQ2d 2010 (Fed. Cir. 1993); In re Longi, 759 F.2d 887, 225 USPQ 645 (Fed. Cir. 1985); In re Van Ornum, 686 F.2d 937, 214 USPQ 761 (CCPA 1982); In re Vogel, 422 F.2d 438, 164 USPQ 619 (CCPA 1970); In re Thorington, 418 F.2d 528, 163 USPQ 644 (CCPA 1969).
A timely filed terminal disclaimer in compliance with 37 CFR 1.321(c) or 1.321(d) may be used to overcome an actual or provisional rejection based on nonstatutory double patenting provided the reference application or patent either is shown to be commonly owned with the examined application, or claims an invention made as a result of activities undertaken within the scope of a joint research agreement. See MPEP § 717.02 for applications subject to examination under the first inventor to file provisions of the AIA as explained in MPEP § 2159. See MPEP § 2146 et seq. for applications not subject to examination under the first inventor to file provisions of the AIA . A terminal disclaimer must be signed in compliance with 37 CFR 1.321(b).
The filing of a terminal disclaimer by itself is not a complete reply to a nonstatutory double patenting (NSDP) rejection. A complete reply requires that the terminal disclaimer be accompanied by a reply requesting reconsideration of the prior Office action. Even where the NSDP rejection is provisional the reply must be complete. See MPEP § 804, subsection I.B.1. For a reply to a non-final Office action, see 37 CFR 1.111(a). For a reply to final Office action, see 37 CFR 1.113(c). A request for reconsideration while not provided for in 37 CFR 1.113(c) may be filed after final for consideration. See MPEP §§ 706.07(e) and 714.13.
The USPTO Internet website contains terminal disclaimer forms which may be used. Please visit www.uspto.gov/patent/patents-forms. The actual filing date of the application in which the form is filed determines what form (e.g., PTO/SB/25, PTO/SB/26, PTO/AIA /25, or PTO/AIA /26) should be used. A web-based eTerminal Disclaimer may be filled out completely online using web-screens. An eTerminal Disclaimer that meets all requirements is auto-processed and approved immediately upon submission. For more information about eTerminal Disclaimers, refer to www.uspto.gov/patents/apply/applying-online/eterminal-disclaimer.
Claims 1-3, 7-9 and 11-19 are provisionally rejected on the ground of nonstatutory double patenting as being unpatentable over claims 1, 2, 4-7, 9-17 of copending Application No. 19/051,764. Although the claims at issue are not identical, they are not patentably distinct from each other because the claims are substantially similar with minor differences and not distinguishing the overall appearance of one over the other. Note: the claims of instant application are anticipated by the claims of the copending application, as outlined in the table below.
This is a provisional nonstatutory double patenting rejection because the patentably indistinct claims have not in fact been patented.
Current application - 19051251
Copending application-19051764
1. A transmitting module for transmitting differential signals in a serial bus system,
the transmitting module comprising:
a first transmission stage configured to generate transmission currents for a first signal that is to be transmitted onto a bus of the bus system;
a second transmission stage configured to generate transmission currents for a second signal that is to be transmitted onto the bus as a signal that is differential to the first signal;
a third transmission stage configured to generate transmission currents for the first signal; and
a fourth transmission stage configured to generate transmission currents for the second signal;
wherein the first, the second, the third, and the fourth transmission stages are connected in a full bridge, in which the first and the fourth transmission stages are connected in series and the third and the second transmission stages are connected in series,
wherein each of the first, the second, the third, and the fourth transmission stages has at least two current stages connected in parallel with one another,
each of the at least two current stages having a switchable resistor,
wherein the switchable resistors of each transmission stage have different resistance values,
wherein the first, the second, the third, and the fourth transmission stages each have a polarity reversal diode for protection against positive feedback into a terminal for a bus voltage supply and negative feedback from a terminal for ground,
wherein the polarity reversal diode of the first transmission stage and the third transmission stage is each a switched polarity reversal diode that can be bypassed or short-circuited, and
wherein the polarity reversal diode of the second transmission stage and the fourth transmission stage is each a pn-based polarity reversal diode that is a parasitic of a transistor and is hard-wired so that the polarity reversal diode cannot be bypassed or short-circuited.
3. The transmitting module according to claim 1, wherein the polarity reversal diodes are configured to set a bus midpoint voltage of about 1.9 V when the transmitting module is operated with a voltage supply of about 3.3 V.
1. A transmitting module for transmitting differential signals in a serial bus system, comprising:
a first transmission stage configured to generate transmission currents for a first signal that is to be transmitted onto a bus of the bus system;
a second transmission stage configured to generate transmission currents for a second signal that is to be transmitted onto the bus as a signal that is differential to the first signal;
a third transmission stage configured to generate transmission currents for the first signal; and
a fourth transmission stage configured generate transmission currents for the second signal;
wherein the first, the second, the third, and the fourth transmission stages are connected in a full bridge, in which the first and the fourth transmission stages are connected in series and the third and the second transmission stages are connected in series,
wherein each of the first, the second, the third, and the fourth transmission stages includes at least two current stages connected in parallel with one another,
wherein each of the at least two current stages of each of the first, the second, the third, and the fourth transmission stages includes a switchable resistor; wherein the switchable resistors of each of the first, the second, the third, and the fourth transmission stages have different resistance values, and wherein each of the first, the second, the third, and the fourth transmission stages also includes a polarity reversal diode for protecting against positive feedback in a terminal for the bus voltage supply and against negative feedback from a terminal for ground and
4. The transmitting module according to claim 1, wherein: wherein each polarity reversal diode is a pn-based diode, and wherein the transmitting module is configured to bridge or short-circuit the polarity reversal diodes of the first and the third transmission stages when transmitting signals onto the bus.
… for setting a bus midpoint voltage of approximately 1.9 V when the transmitting module is operated with a voltage supply of approximately 3.3 V.
2. The transmitting module according to claim 1, wherein the output terminals of the full bridge are provided for connection to a terminating resistor of the bus.
2. The transmitting module according to claim 1, wherein the output terminals of the full bridge are provided for connection to a terminating resistor of the bus.
7. The transmitting module according to claim 1, wherein a number n of the at least two current stages is the same for each of the first, the second, the third, and the fourth transmission stages, n being a natural number greater than 1.
5. The transmitting module according to claim 1, wherein a number n of the at least two current stages of each of the first, the second, the first, and the four transmission stages is the same for each of the first, the second, the third, and the fourth transmission stages, where n is a natural number greater than 1.
8. The transmitting module according to claim 1, wherein each current stage of the at least two current stages of each of the first, the second, the third, and the fourth transmission stages has a CMOS transistor for switching the switchable resistor of the current stage.
6. The transmitting module according to claim 1, wherein each of the at least two current stages of the first, the second, the third, and the fourth transmission stages includes a CMOS transistor for switching the switchable resistor of the current stage.
9. The transmitting module according to claim 8, wherein: the CMOS transistor of the current stages of the first transmission stage is a PMOS transistor, the CMOS transistor of the current stages of the second transmission stage is an NMOS transistor, the CMOS transistor of the current stages of the third transmission stage is a PMOS transistor, and the CMOS transistor of the current stages of the fourth transmission stage is an NMOS transistor.
7. The transmitting module according to claim 6, wherein: the CMOS transistor of the current stages of the first transmission stage is a PMOS transistor, wherein the CMOS transistor of the current stages of the second transmission stage is an NMOS transistor, wherein the CMOS transistor of the current stages of the third transmission stage is a PMOS transistor, and wherein the CMOS transistor of the current stages of the fourth transmission stage is an NMOS transistor.
11. The transmitting module according to claim 10, wherein at least two cascodes are connected in parallel with one another, a number y of the cascodes of each of the first, the second, the third, and the fourth transmission stages is the same for each of the first, the second, the third, and the fourth transmission stages, y being a natural number greater than 1, and an on-resistance of the at least two cascodes is different.
9. The transmitting module according to claim 8, wherein: at least two cascodes are connected in parallel with one another, a number y of the cascodes is the same for each of the first, the second, the third, and the fourth transmission stages, y being a natural number greater than 1, and an on-resistance of the at least two cascodes is different.
12. The transmitting module according to claim 1, further comprising: at least one first current limiting module as a current source, which is connected between the terminal for the bus voltage supply and the full bridge; and at least one second current limiting module as a current sink, which is connected between the terminal for ground and the full bridge.
10. The transmitting module according to claim 1, further comprising: at least one first current limiting module as a current source, which is connected between a terminal for the bus voltage supply and the full bridge, and at least one second current limiting module as a current sink, which is connected between a terminal for ground and the full bridge.
13. The transmitting module according to claim 12, wherein: at least two first current limiting modules are connected in parallel to one another, an on-resistance of which is different, at least two second current limiting modules are connected in parallel to one another, an on-resistance of which is different, and a number x of the first current limiting modules is equal to a number x of the second current limiting modules, x being a natural number greater than 1.
11. The transmitting module according to claim 10, wherein: at least two first current limiting modules whose on-resistance is different are connected in parallel with one another, at least two second current limiting modules whose on-resistance is different are connected in parallel with one another, and a number x of the first current limiting modules is equal to the number x of the second current limiting modules, where x is a natural number greater than 1.
14. The transmitting module according to claim 1, further comprising: a control circuit configured to control switchable components of the first, the second, the third, and the fourth transmission stages according to a digital transmit signal and according to an operating mode set for the transmitting module.
12. The transmitting module according to claim 1, further comprising: a control circuit configured to control switchable components of the first, the second, the third, and the fourth transmission stages depending on a digital transmit signal and an operating mode set for the transmitting module.
15. The transmitting module according to claim 14, wherein the control circuit is configured for a temporally staggered and controlled switching of resistance values of the at least two current stages of the first, the second, the third, and the fourth transmission stages.
13. The transmitting module according to claim 12, wherein the control circuit is configured for a temporally staggered and controlled switching of resistance values of the at least two current stages of each of the first, the second, the third, and the fourth transmission stages.
16. A transmitting/receiving device for a subscriber station for a serial bus system, comprising:
a transmitting module, including:
a first transmission stage configured to generate transmission currents for a first signal that is to be transmitted onto a bus of the bus system;
a second transmission stage configured to generate transmission currents for a second signal that is to be transmitted onto the bus as a signal that is differential to the first signal;
a third transmission stage configured to generate transmission currents for the first signal; and
a fourth transmission stage configured to generate transmission currents for the second signal;
wherein the first, the second, the third, and the fourth transmission stages are connected in a full bridge, in which the first and the fourth transmission stages are connected in series and the third and the second transmission stages are connected in series,
wherein each of the first, the second, the third, and the fourth transmission stages has at least two current stages connected in parallel with one another, each of the at least two current stages having a switchable resistor, wherein the switchable resistors of each transmission stage have different resistance values,
wherein the first, the second, the third, and the fourth transmission stages each have a polarity reversal diode for protection against positive feedback into a terminal for a bus voltage supply and negative feedback from a terminal for ground,
…; and
a receiving module configured to receive signals from the bus.
14. A transmitting/receiving device for a subscriber station for a serial bus system, comprising:
a transmitting module, including:
a first transmission stage configured to generate transmission currents for a first signal that is to be transmitted onto a bus of the bus system,
a second transmission stage configured to generate transmission currents for a second signal that is to be transmitted onto the bus as a signal that is differential to the first signal,
a third transmission stage configured to generate transmission currents for the first signal, and
a fourth transmission stage configured generate transmission currents for the second signal,
wherein the first, the second, the third, and the fourth transmission stages are connected in a full bridge, in which the first and the fourth transmission stages are connected in series and the third and the second transmission stages are connected in series,
wherein each of the first, the second, the third, and the fourth transmission stages includes at least two current stages connected in parallel with one another, wherein each of the at least two current stages of each of the first, the second, the third, and the fourth transmission stages includes a switchable resistor; wherein the switchable resistors of each of the first, the second, the third, and the fourth transmission stages have different resistance values, and wherein each of the first, the second, the third, and the fourth transmission stages also includes a polarity reversal diode for protecting against positive feedback in a terminal for the bus voltage supply and against negative feedback from a terminal for ground …; and a receiving module configured to receive signals from the bus.
17. A subscriber station for a serial bus system, comprising:
a transmitting/receiving device, including: a transmitting module, including: a first transmission stage configured to generate transmission currents for a first signal that is to be transmitted onto a bus of the bus system;
a second transmission stage configured to generate transmission currents for a second signal that is to be transmitted onto the bus as a signal that is differential to the first signal; a third transmission stage configured to generate transmission currents for the first signal; and a fourth transmission stage configured to generate transmission currents for the second signal;
wherein the first, the second, the third, and the fourth transmission stages are connected in a full bridge, in which the first and the fourth transmission stages are connected in series and the third and the second transmission stages are connected in series,
wherein each of the first, the second, the third, and the fourth transmission stages has at least two current stages connected in parallel with one another, each of the at least two current stages having a switchable resistor,
wherein the switchable resistors of each transmission stage have different resistance values,
wherein the first, the second, the third, and the fourth transmission stages each have a polarity reversal diode for protection against positive feedback into a terminal for a bus voltage supply and negative feedback from a terminal for ground,
wherein the polarity reversal diode of the first transmission stage and the third transmission stage is each a switched polarity reversal diode that can be bypassed or short-circuited, and
wherein the polarity reversal diode of the second transmission stage and the fourth transmission stage is each a pn-based polarity reversal diode that is a parasitic of a transistor and is hard-wired so that the polarity reversal diode cannot be bypassed or short-circuited; and
a receiving module configured to receive signals from the bus; and
a communication control device configured to control communication in the bus system and to generate a digital transmit signal to control the first, the second, the third, and the fourth transmission stages.
15. A subscriber station for a serial bus system, comprising:
a transmitting/receiving device including: a transmitting module, including: a first transmission stage configured to generate transmission currents for a first signal that is to be transmitted onto a bus of the bus system, a second transmission stage configured to generate transmission currents for a second signal that is to be transmitted onto the bus as a signal that is differential to the first signal, a third transmission stage configured to generate transmission currents for the first signal, and a fourth transmission stage configured generate transmission currents for the second signal,
wherein the first, the second, the third, and the fourth transmission stages are connected in a full bridge, in which the first and the fourth transmission stages are connected in series and the third and the second transmission stages are connected in series,
wherein each of the first, the second, the third, and the fourth transmission stages includes at least two current stages connected in parallel with one another, wherein each of the at least two current stages of each of the first, the second, the third, and the fourth transmission stages includes a switchable resistor;
wherein the switchable resistors of each of the first, the second, the third, and the fourth transmission stages have different resistance values, and
wherein each of the first, the second, the third, and the fourth transmission stages also includes a polarity reversal diode for protecting against positive feedback in a terminal for the bus voltage supply and against negative feedback from a terminal for ground and for setting a bus midpoint voltage of approximately 1.9 V when the transmitting module is operated with a voltage supply of approximately 3.3 V; and
a receiving module configured to receive signals from the bus; and
a communication control device configured to control communication in the bus system and to generating a digital transmit signal for controlling the first, the second, the third, and the fourth transmission stages.
18. The subscriber station according to claim 17, wherein the subscriber station is configured for communication in a bus system in which an exclusive, collision-free access of a subscriber station to the bus of the bus system is guaranteed at least temporarily.
16. The subscriber station according to claim 15, wherein the subscriber station is configured for communication in a bus system in which exclusive, collision-free access of a subscriber station to the bus of the bus system is ensured at least temporarily.
19. A method for transmitting differential signals in a serial bus system, wherein the method is carried out with a transmitting module, and wherein the method comprises the following steps:
generating, with a first transmission stage of the transmitting module, transmission currents for a first signal to be sent to a bus of the bus system;
generating, with a second transmission stage of the transmitting module, transmission currents for a second signal to be sent to the bus as a signal differential to the first signal;
generating, with a third transmission stage of the transmitting module, transmission currents for the first signal; and
generating, with a fourth transmission stage of the transmitting module, transmission currents for the second signal;
wherein the first, the second, the third, and the fourth transmission stages are connected in a full bridge, in which the first and the fourth transmission stages are connected in series and the third and the second transmission stages are connected in series,
wherein each of the first, the second, the third, and the fourth transmission stages has at least two current stages connected in parallel with one another,
wherein each of the at least two current stages of the first, the second, the third, and the fourth transmission stages has a switchable resistor,
wherein the switchable resistors of each transmission stage of the first, the second, the third, and the fourth transmission stages, have different resistance values,
wherein the first, the second, the third, and the fourth transmission stages each use a polarity reversal diode for protection against positive feedback into a terminal for a bus voltage supply and negative feedback from a terminal for ground,
17. A method for transmitting differential signals in a serial bus system, wherein the method is carried out with a transmitting module, and wherein the method comprises the following steps: generating, with a first transmission stage, transmission currents for a first signal that is to be transmitted onto a bus of the bus system,
generating, with a second transmission stage, transmission currents for a second signal that is to be transmitted onto the bus as a signal that is differential to the first signal;
generating, with a third transmission stage, transmission currents for the first signal; and
generating, with a fourth transmission stage, transmission currents for the second signal;
wherein the first, the second, the third, and the fourth transmission stages are connected in a full bridge, in which the first and fourth transmission stages are connected in series and the third and second transmission stages are connected in series,
wherein each of the first, the second, the third, and the fourth transmission stages includes at least two current stages connected in parallel with one another,
wherein each of the at least two current stages of the first, the second, the third, and the fourth transmissions stages includes a switchable resistor,
wherein the switchable resistors of each of the first, the second, the third, and the fourth transmission stages have different resistance values, and
wherein each of the first, the second, the third, and the fourth transmission stages includes a polarity reversal diode for protecting against positive feedback in a terminal for the bus voltage supply and against negative feedback from a terminal for ground and for setting a bus midpoint voltage of approximately 1.9 V when the transmitting module is operated with a voltage supply of approximately 3.3 V.
Allowable Subject Matter
Claims 1-19 are objected to because of the presence of the obviousness type double patenting rejection (see above) but would be allowable if the rejection is overcome.
Conclusion
The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Chong (US 9,608,845), Kahrizi et al. (US 8,862,064), Balteanu et al. (US 10,727,790), Sander et al. (US 10,277,219), Michelitsch (US 8,509,340), Hehemann et al. (US 10,084,617) and Malone et al. (US 7,519,390) do teach transmitter and receiver circuit architecture comprised of reverse polarity protection circuit.
Contact Information
Any inquiry concerning this communication or earlier communications from the examiner should be directed to ELIAS MAMO whose telephone number is (571)270-1726. The examiner can normally be reached Mon-Thu, 7 AM - 5 PM.
Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, HENRY TSAI can be reached at 571-272-4176.
Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.
/Elias Mamo/Primary Examiner, Art Unit 2184
Prosecution Insights