Prosecution Insights
Last updated: October 26, 2026
Application No. 19/062,167

UNDER-SAMPLING MIXED-SIGNAL APPARATUS FOR ADAPTATION OF HIGH-SPEED ANALOG FRONTENDS

Non-Final OA §102§103
Filed
Feb 25, 2025
Examiner
JEANGLAUDE, JEAN BRUNER
Art Unit
2845
Tech Center
2800 — Semiconductors & Electrical Systems
Assignee
Avago Technologies International Sales Pte. Limited
OA Round
1 (Non-Final)
94%
Grant Probability
Favorable
1-2
OA Rounds
0m
Est. Remaining
99%
With Interview

Examiner Intelligence

Grants 94% — above average
94%
Career Allowance Rate
1111 granted / 1186 resolved
+25.7% vs TC avg
Moderate +6% lift
Without
With
+5.6%
Interview Lift
resolved cases with interview
Fast prosecutor
1y 7m
Avg Prosecution
24 currently pending
Career history
1207
Total Applications
across all art units

Statute-Specific Performance

§101
8.4%
-31.6% vs TC avg
§103
29.6%
-10.4% vs TC avg
§102
35.8%
-4.2% vs TC avg
§112
9.6%
-30.4% vs TC avg
Black line = Tech Center average estimate • Based on career data from 1186 resolved cases

Office Action

§102 §103
Detailed office Action Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Claim Rejections - 35 USC § 102 The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action: A person shall be entitled to a patent unless – (a)(1) the claimed invention was patented, described in a printed publication, or in public use, on sale, or otherwise available to the public before the effective filing date of the claimed invention. Claims 1,2, 8 – 11, 17, 20, are rejected under 35 U.S.C. 102(a)(1) as being anticipated by Hormati (US Patent Number 11,303,484). Regarding claims 1, and 17, Hormati discloses an apparatus and method (fig. 3) comprising: a sampler circuit (340, fig. 3; col 12, line 35) configured to: convert, in response to receiving a first code, the first code into a reference signal (col. 12, lines 45 – 47) and produce, in response to comparing an input signal to the reference signal, a bitstream (col. 12, lines 35 – 37); and a tracking filter (gates 342, 346, pattern counters 383, 384 and controller 350 form the tracking filter) configured to: update, upon receiving the bitstream from the sampler circuit, the first code using information contained in the bitstream, and output, in response to updating the first code, the first code to the sampler circuit (col. 12, line 48 to col. 13, line 1). Regarding claim 20, Hormati discloses a device (fig. 3) comprising: a sampler circuit (340, fig. 3; col 12, line 35) configured to: convert a first code into a reference signal in response to receiving the first code (col. 12, lines 45 – 47), and produce a bitstream in response to comparing an input signal to the reference signal (col. 12, lines 35 – 37); a tracking filter (gates 342, 346, pattern counters 383, 384 and controller 350 form the tracking filter)configured to: update, upon receiving the bitstream from the sampler circuit, the first code using information contained in the bitstream, and output, in response to updating the first code, the first code to the sampler circuit (col. 12, line 48 to col. 13, line 1); and a register configured to: receive, from an electronic load, parameters for the tracking filter (paragraphs between col. 9 and 10; paragraph bridging col. 12 and 13). Regarding claim 2, Hormati discloses an apparatus (fig. 3) wherein the first code is a DAC code (the DAC in fig. 3 receives a control signal). Regarding claim 8, Hormati discloses an apparatus (fig. 3), wherein the first code represents discrete amplitude value of a valley envelope for the input signal (the DAC in fig. 3 receives a control signal). Regarding claim 9, Hormati discloses an apparatus (fig. 3) wherein the reference signal is an analog signal (the DAC produces an analog signal). Regarding claim 10, Hormati discloses an apparatus (fig. 3), wherein the first code comprises a fixed number of bits (abstract; “adjusting an equalization of the data signal based on a comparison of the corresponding frequency-specific voltage measurements” implies bit streams; also col. 4, lines 30 – 39 “Similarly, a vector signaling code receiver may directly detect the combination of received wire signals corresponding to a particular subchannel, as one example by using a multi-input comparator (MIC) performing a weighted summation of two or more wire signals correlated with the orthogonal mode of that subchannel, and directly producing one bit of received data”) . Regarding claim 11, Hormati discloses an apparatus (fig. 3), wherein the bitstream is a stream of binary values (abstract; “adjusting an equalization of the data signal based on a comparison of the corresponding frequency-specific voltage measurements” implies bit streams; also col. 4, lines 30 – 39 “Similarly, a vector signaling code receiver may directly detect the combination of received wire signals corresponding to a particular subchannel, as one example by using a multi-input comparator (MIC) performing a weighted summation of two or more wire signals correlated with the orthogonal mode of that subchannel, and directly producing one bit of received data”) . Claim Rejections - 35 USC § 103 The following is a quotation of 35 U.S.C. 103 which forms the basis for all obviousness rejections set forth in this Office action: A patent for a claimed invention may not be obtained, notwithstanding that the claimed invention is not identically disclosed as set forth in section 102, if the differences between the claimed invention and the prior art are such that the claimed invention as a whole would have been obvious before the effective filing date of the claimed invention to a person having ordinary skill in the art to which the claimed invention pertains. Patentability shall not be negated by the manner in which the invention was made. Claims 3 – 5, 7, 12 are rejected under 35 U.S.C. 103 as being unpatentable over Hormati (US Patent Number 11,303,484) in view of Fu Kuan-Lin et al. (a 64-Gb/s PAM-4 Optical receiver with amplitude Phase Correction and Threshold Voltage/Data Level Calibration) (Applicant Admitted Prior Art). Regarding claims 3 – 5, 7, 12, Hormati discloses all the limitations discussed above except the apparatus further comprising: a calculator configured to calculate, in response to the tracking filter updating the first code, a value for a second code and a value for a third code (claim 3); the apparatus, wherein the second code is a correction code (claim 4); the apparatus wherein the third code is a gain code (claim 5); the apparatus, wherein the first code represents discrete amplitude value of a peak envelope for the input signal (Claim 7); the apparatus, wherein the tracking filter is configured to extract, in response to converting the bitstream into the first code, information from the bitstream indicating whether the input signal exceeds or falls below the reference signal (claim 12) . However, Fu Kuan-Lin et al. disclose an apparatus further comprising: a calculator configured to calculate, in response to the tracking filter updating the first code, a value for a second code and a value for a third code (Fig. 6a); the apparatus, wherein the second code is a correction code (fig. 6a); the apparatus wherein the third code is a gain code (page 1729, section C); the apparatus, wherein the first code represents discrete amplitude value of a peak envelope for the input signal (page 1729, section C); the apparatus, wherein the tracking filter is configured to extract, in response to converting the bitstream into the first code, information from the bitstream indicating whether the input signal exceeds or falls below the reference signal (page 1729, section C). Therefore, it would have been obvious to one of ordinary skill in the art at the time of the effective filing of the invention to modify Hormati’s apparatus with that of Fu Kuan et al. for the purpose of improve the apparatus. Claim Rejections - 35 USC § 103 The following is a quotation of 35 U.S.C. 103 which forms the basis for all obviousness rejections set forth in this Office action: A patent for a claimed invention may not be obtained, notwithstanding that the claimed invention is not identically disclosed as set forth in section 102, if the differences between the claimed invention and the prior art are such that the claimed invention as a whole would have been obvious before the effective filing date of the claimed invention to a person having ordinary skill in the art to which the claimed invention pertains. Patentability shall not be negated by the manner in which the invention was made. Claims 13 – 16, 18, 19 are rejected under 35 U.S.C. 103 as being unpatentable over Hormati (US Patent Number 11,303,484) in view of Konstantinos et al. (USPGPUB 2010, 0120386). Regarding claims 13 – 16, 18, 19, Hormati discloses all the limitations of the claims except the apparatus wherein the sampler circuit comprises: a multiplexer configured to output, as the input signal in response to selecting between a non-inverted signal and an inverted signal, the non-inverted signal or the inverted signal (claims 13, 18, 19); the apparatus, wherein the non-inverted signal and the inverted signal are a differential output pair of signals (claim 14); the apparatus wherein the non-inverted signal is 180 degrees out of phase with the inverted signal (claim 15); the apparatus, wherein the multiplexer is configured to alternate, in response to a transition of a comparator clock, between the non-inverted and inverted signals. However, Konstantinos et al. apparatus wherein the sampler circuit comprises: a multiplexer configured to output, as the input signal in response to selecting between a non-inverted signal and an inverted signal, the non-inverted signal or the inverted signal (paragraph 0065); the apparatus, wherein the non-inverted signal and the inverted signal are a differential output pair of signals (paragraph 0065); the apparatus wherein the non-inverted signal is 180 degrees out of phase with the inverted signal (paragraph 0065); the apparatus wherein the multiplexer is configured to alternate, in response to a transition of a comparator clock, between the non-inverted and inverted signals (paragraph 0065). Therefore, it would have been obvious to one of ordinary skill in the art at the time of the effective filing of the invention to modify Hormati’s apparatus with that of Konstantinos et al. to improve the performance of the invention. Conclusion Any inquiry concerning this communication or earlier communications from the examiner should be directed to JEAN BRUNER JEANGLAUDE whose telephone number is (571)272-1804. The examiner can normally be reached Monday-Thursday 7:00 AM-5:00 PM. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Dameon Levi can be reached at 571-272-2105. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /JEAN B JEANGLAUDE/Primary Examiner, Art Unit 2845
Read full office action

Prosecution Timeline

Feb 25, 2025
Application Filed
Oct 08, 2026
Non-Final Rejection mailed — §102, §103 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12771367
SIGNAL PROCESSOR APPARATUS
4y 1m to grant Granted Oct 20, 2026
Patent 12771362
VARIABLE RESISTOR AND DIGITAL-TO-ANALOG CONVERTER
2y 11m to grant Granted Oct 20, 2026
Patent 12771371
DISCRETE TIME AMPLIFIED CHARGE OR VOLTAGE SAMPLER WITH ADJUSTABLE GAIN
2y 7m to grant Granted Oct 20, 2026
Patent 12771370
Signal Sampling Circuitry and A Method for Signal Sampling and Holding
2y 0m to grant Granted Oct 20, 2026
Patent 12763169
QUALITY SCORE COMPRESSION
2y 1m to grant Granted Oct 13, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

1-2
Expected OA Rounds
94%
Grant Probability
99%
With Interview (+5.6%)
1y 7m (~0m remaining)
Median Time to Grant
Low
PTA Risk
Based on 1186 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month