Prosecution Insights
Last updated: July 17, 2026
Application No. 19/079,367

Electronic Component

Non-Final OA §103
Filed
Mar 13, 2025
Priority
Sep 14, 2022 — JP 2022-146197 +1 more
Examiner
TRA, ANH QUAN
Art Unit
Tech Center
Assignee
Murata Manufacturing Co., Ltd.
OA Round
1 (Non-Final)
73%
Grant Probability
Favorable
1-2
OA Rounds
1y 0m
Est. Remaining
78%
With Interview

Examiner Intelligence

Grants 73% — above average
73%
Career Allowance Rate
816 granted / 1121 resolved
+12.8% vs TC avg
Moderate +6% lift
Without
With
+5.5%
Interview Lift
resolved cases with interview
Typical timeline
2y 4m
Avg Prosecution
33 currently pending
Career history
1155
Total Applications
across all art units

Statute-Specific Performance

§101
0.1%
-39.9% vs TC avg
§103
87.0%
+47.0% vs TC avg
§102
7.3%
-32.7% vs TC avg
§112
2.0%
-38.0% vs TC avg
Black line = Tech Center average estimate • Based on career data from 1121 resolved cases

Office Action

§103
DETAILED ACTION Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Claim Rejections - 35 USC § 103 The following is a quotation of 35 U.S.C. 103 which forms the basis for all obviousness rejections set forth in this Office action: A patent for a claimed invention may not be obtained, notwithstanding that the claimed invention is not identically disclosed as set forth in section 102, if the differences between the claimed invention and the prior art are such that the claimed invention as a whole would have been obvious before the effective filing date of the claimed invention to a person having ordinary skill in the art to which the claimed invention pertains. Patentability shall not be negated by the manner in which the invention was made. Claim(s) 1-3 and 6-11 is/are rejected under 35 U.S.C. 103 as being unpatentable over Hirao et al. (US 20200135396). As to claim 1, Hirao et al.’s figure 2 shows an electronic component comprising: a multilayer body including a plurality of stacked dielectric layers (121, 122); an external electrode (top 14a or 14b) disposed on at least one surface of external surfaces of the multilayer body; and internal electrodes (13a and/or 13b) disposed respectively in the plurality of stacked dielectric layers of the multilayer body and connected to the external electrode, wherein at least one cavity (20) is provided in a part of the dielectric layers between the internal electrodes, the at least one cavity being provided in a range of 10 mm to 200 mm in a first direction from a connecting position where the external electrode is connected to the internal electrodes, the internal electrodes extending in the first direction (¶0056 teaches that dimension of the cavity. As shown in the figure, the distance between the cavity and the connecting position is about the width of the cavity. Therefore, selecting the position as claimed is seen as an obvious design preference to ensure optimum performance, MPEP 2144.05). As to claim 2, Hirao et al.’s figure 2 shows that the at least one cavity is provided in a range of 10 mm to 100 mm in the first direction from the connecting position (as seen in the figure, the distance between the cavity and the connecting position is about width of the cavity. Therefore, selecting the position as claimed is seen as an obvious design preference to ensure optimum performance, MPEP 2144.05). As to claim 3 selecting the position as claimed is seen as an obvious design preference to ensure optimum performance, MPEP 2144.05. As to claims 6 and 7, selecting the at least one cavity to be provided in 10% or 50% more of the dielectric layers disposed between the internal electrodes is seen as an obvious design preference to ensure optimum performance, MPEP 2144.05. As to claim 8, the figure shows that the at least one cavity is provided in all of the dielectric layers disposed between the internal electrodes. As to claim 9, the figure shows that the internal electrodes are disposed on two or more of the dielectric layers of the multilayer body. As to claim 10, selecting the internal electrodes to be disposed on 10 or more of the dielectric layers of the multilayer body is seen as an obvious design preference (the number of electrodes and layers determines the capacitance of the device). Claim 11 recites similar limitations in claims above. Therefore, it is rejected for the same reasons. Allowable Subject Matter Claims 4-5 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims. Claims 12-14 are allowed. Any inquiry concerning this communication or earlier communications from the examiner should be directed to ANH-QUAN TRA whose telephone number is (571)272-1755. The examiner can normally be reached Mon-Fri from 8:00 A.M.-5:00 P.M. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Andrea Lindgren Baltzell can be reached at 571-272-5918. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /QUAN TRA/ Primary Examiner Art Unit 2843
Read full office action

Prosecution Timeline

Mar 13, 2025
Application Filed
Jul 08, 2026
Non-Final Rejection mailed — §103 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12674825
Wireless Circuitry with Low-Noise Peak Detection
2y 4m to grant Granted Jul 07, 2026
Patent 12671389
UNAPODIZATION
2y 7m to grant Granted Jun 30, 2026
Patent 12665565
APPARATUSES AND METHODS INVOLVING SUPPRESSION OF SPURIOUS MODES IN RESONATOR-BASED CIRCUITS
2y 2m to grant Granted Jun 23, 2026
Patent 12660506
A PIEZOELECTRIC RESONATOR, A PIEZOELECTRIC MATERIAL FOR A PIEZOELECTRIC RESONATOR, AND A METHOD FOR MANUFACTURING A PIEZOELECTRIC RESONATOR
3y 3m to grant Granted Jun 16, 2026
Patent 12658888
CRYSTAL RESONATOR
2y 0m to grant Granted Jun 16, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

1-2
Expected OA Rounds
73%
Grant Probability
78%
With Interview (+5.5%)
2y 4m (~1y 0m remaining)
Median Time to Grant
Low
PTA Risk
Based on 1121 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month