Prosecution Insights
Last updated: October 27, 2026
Application No. 19/080,706

SYSTEMS AND METHODS FOR OPTIMIZED REGULAR AND IRREGULAR SD-LDPC CODES FOR 50G-PON/100G-PON AND BEYOND

Final Rejection §101
Filed
Mar 14, 2025
Priority
Mar 14, 2024 — provisional 63/565,438
Examiner
CHAUDRY, MUJTABA M
Art Unit
2112
Tech Center
2100 — Computer Architecture & Software
Assignee
Arizona Board of Regents on Behalf of the University of Arizona
OA Round
2 (Final)
85%
Grant Probability
Favorable
3-4
OA Rounds
1y 0m
Est. Remaining
88%
With Interview

Examiner Intelligence

Grants 85% — above average
85%
Career Allowance Rate
717 granted / 847 resolved
+29.7% vs TC avg
Minimal +4% lift
Without
With
+3.6%
Interview Lift
resolved cases with interview
Typical timeline
2y 7m
Avg Prosecution
19 currently pending
Career history
881
Total Applications
across all art units

Statute-Specific Performance

§101
9.6%
-30.4% vs TC avg
§103
25.9%
-14.1% vs TC avg
§102
5.0%
-35.0% vs TC avg
§112
39.8%
-0.2% vs TC avg
Black line = Tech Center average estimate • Based on career data from 847 resolved cases

Office Action

§101
DETAILED ACTION Applicants’ response filed 9/10/2026 has been considered. The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Claims 1-8 are pending. Newly presented claim 8 is hereby restricted out based on original presentation. The concept of rearranging columns of the mother code parity check matrix based on lowest or highest column weight are not included in claim 8. Therefore claim 8 is restricted out. Applicants are advised to cancel claim 8 in subsequent communication. Therefore claims 1-7 remain and are examined. See prior office action for details in view of remarks made herein for rejections under 35 USC 101. Rejections under 35 USC 112 are withdrawn in view of amendments. Drawing corrections are accepted. Additional pertinent prior arts are cited for Applicants consideration. For example, USPAP 20050149842 Figure 7 and paragraph 0084 teaches the concept rearranging parity check matrix columns from lowest to highest column weight. Application is pending. Response to Arguments Regarding rejections under 35 USC 101, Applicants’ arguments filed 9/10/26 have been fully considered but they are not persuasive. For example, claim 1 recites: PNG media_image1.png 614 650 media_image1.png Greyscale The claim essential states to rearrange the parity matrix of a mother code based on column weights and then to decode based on the rearranged parity matrix. This idea is still considered abstract idea without significantly more and therefore not statutory under 35 USC 101. Rearranging bits in a matrix or specifically rearranging columns based on column weight is not patent eligible subject matter since it can be done on paper. The additional element of a decoder does not add anything significantly more to the abstract idea as the decoder is considered to a well-known, routine and conventional element. Dependent claims are rejected at least based on dependency. See prior office action for details. Therefore Applicants are encouraged to formulate claim language that integrates the abstract idea of rearranging columns in a parity check matrix with something significantly more. Corrections are requested. Conclusion The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. See PTO-892. THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a). A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any nonprovisional extension fee (37 CFR 1.17(a)) pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action. Any inquiry concerning this communication or earlier communications from the examiner should be directed to MUJTABA M CHAUDRY whose telephone number is (571)272-3817. The examiner can normally be reached Monday-Friday 9am-5:30pm. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Albert DeCady can be reached at 571-272-3819. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. MUJTABA M. CHAUDRY Primary Examiner Art Unit 2112 /MUJTABA M CHAUDRY/Primary Examiner, Art Unit 2112
Read full office action

Prosecution Timeline

Mar 14, 2025
Application Filed
Jun 10, 2026
Non-Final Rejection mailed — §101
Sep 10, 2026
Response Filed
Sep 24, 2026
Final Rejection mailed — §101 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12769612
MEMORY CHIP WITH PER ROW ACTIVATION COUNT HAVING ERROR CORRECTION CODE PROTECTION
1y 11m to grant Granted Oct 20, 2026
Patent 12754799
STORAGE DEVICE WITH DATA QUALITY METRIC AND SELECTABLE DATA RECOVERY SCHEME
1y 10m to grant Granted Oct 06, 2026
Patent 12749552
SYSTEM AND METHOD FOR CONDUCTING BUILT-IN SELF-TEST OF MEMORY MACRO
2y 3m to grant Granted Sep 29, 2026
Patent 12748662
CIRCUIT ARRANGEMENT AND DEVICE WITH COMBINATORIAL CIRCUIT AND MEMORY CIRCUIT, SYSTEM AND METHOD
1y 8m to grant Granted Sep 29, 2026
Patent 12749001
SYSTEM AND METHOD OF DECODING FOR QUANTUM ERROR CORRECTION IN QUANTUM COMPUTING
1y 7m to grant Granted Sep 29, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

3-4
Expected OA Rounds
85%
Grant Probability
88%
With Interview (+3.6%)
2y 7m (~1y 0m remaining)
Median Time to Grant
Moderate
PTA Risk
Based on 847 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month