Prosecution Insights
Last updated: July 17, 2026
Application No. 19/087,595

MEMORY SYSTEM FOR PERFORMING POST PACKAGE REPAIR AND AN OPERATION METHOD THEREOF

Non-Final OA §102
Filed
Mar 24, 2025
Priority
Nov 19, 2024 — RE 10-2024-0164837
Examiner
LIN, KATHERINE Y
Art Unit
2113
Tech Center
2100 — Computer Architecture & Software
Assignee
SK hynix Inc.
OA Round
1 (Non-Final)
91%
Grant Probability
Favorable
1-2
OA Rounds
12m
Est. Remaining
98%
With Interview

Examiner Intelligence

Grants 91% — above average
91%
Career Allowance Rate
332 granted / 364 resolved
+36.2% vs TC avg
Moderate +6% lift
Without
With
+6.5%
Interview Lift
resolved cases with interview
Typical timeline
2y 3m
Avg Prosecution
20 currently pending
Career history
388
Total Applications
across all art units

Statute-Specific Performance

§101
20.8%
-19.2% vs TC avg
§103
47.6%
+7.6% vs TC avg
§102
19.1%
-20.9% vs TC avg
§112
4.3%
-35.7% vs TC avg
Black line = Tech Center average estimate • Based on career data from 364 resolved cases

Office Action

§102
Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Claim Rejections - 35 USC § 102 The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action: A person shall be entitled to a patent unless – (a)(1) the claimed invention was patented, described in a printed publication, or in public use, on sale or otherwise available to the public before the effective filing date of the claimed invention. Claim(s) 1, 10 is/are rejected under 35 U.S.C. 102(a)(1) as being anticipated by JUNG (US 20200327951 A1). Jung discloses: 1. A memory system comprising: at least one memory device; and (fig 1: 30) a controller comprising an input path for transferring a data input/output (I/O) request input from an external device to the at least one memory device and an output path for transferring a response corresponding to the data I/O request, (claim 18, par 12) wherein the controller is configured to selectively couple the output path to the input path for a post package repair (PPR) operation. (claim 18, par 12) 10. The memory system according to claim 1, wherein the controller is configured to perform an error correction operation on data output from the at least one memory device based on a read request generated by, or transmitted from, a memory management circuitry, and (par 79-82; fig 4) wherein the controller is configured without a dedicated buffer used for the PPR operation only. (par 112-114; fig 5) Allowable Subject Matter Claim(s) 2-9 is/are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims. There is no prior art rejection for independent claim(s) 11, 19. The following is an examiner’s statement of reasons: The elements of independent claim(s) 11, 19 were not found through a search of the prior art, nor were they considered obvious by the examiner. In particular, among the prior art of records, US 20200327951 A1 do/does not teach or suggest, in combination with the remaining limitations: As in claim 11, “wherein the controller is configured to perform a post package repair (PPR) operation for at least one memory device and activate a loopback for coupling an output path to an input path during the PPR operation, and wherein the input path is configured to transfer a data input/output (I/O) request input from an external device to the at least one memory device, and the output path is configured to transfer a response corresponding to the data I/O request to the external device.” As in claim 19, “activating a loopback for coupling an output path to an input path during a post package repair (PPR) operation for at least one memory device included in the memory system, wherein the input path is configured to transfer a data input/output (I/O) request input from an external device to the at least one memory device, and the output path is configured to transfer a response corresponding to the data I/O request to the external device.” Conclusion Any inquiry concerning this communication or earlier communications from the examiner should be directed to KATHERINE LIN whose telephone number is (571)431-0706. The examiner can normally be reached Monday-Friday; 8 a.m. - 5 p.m. EST. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Bryce Bonzo can be reached at (571) 272-3655. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /KATHERINE LIN/ Primary Examiner, Art Unit 2113
Read full office action

Prosecution Timeline

Mar 24, 2025
Application Filed
Jun 29, 2026
Non-Final Rejection mailed — §102 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12645522
METHOD AND SYSTEM FOR DIAGNOSING A MALFUNCTIONING OR MISUSED DEVICE
3y 0m to grant Granted Jun 02, 2026
Patent 12645527
IMPRINT RECOVERY MANAGEMENT FOR MEMORY SYSTEMS
2y 0m to grant Granted Jun 02, 2026
Patent 12645528
SINGLE SIGNAL DEBUG PORT
1y 7m to grant Granted Jun 02, 2026
Patent 12625760
System and method for machine-to-machine re-imaging
2y 7m to grant Granted May 12, 2026
Patent 12619486
Mechanism of Enabling Fault Handling with PCIe Re-timer
2y 9m to grant Granted May 05, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

1-2
Expected OA Rounds
91%
Grant Probability
98%
With Interview (+6.5%)
2y 3m (~12m remaining)
Median Time to Grant
Low
PTA Risk
Based on 364 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month