Prosecution Insights
Last updated: October 23, 2026
Application No. 19/088,105

CIRCUITRY AND METHODS FOR MITIGATING PROCESSING EVENTS

Non-Final OA §102§103
Filed
Mar 24, 2025
Examiner
JOHNSON, TERRELL S
Art Unit
2176
Tech Center
2100 — Computer Architecture & Software
Assignee
ARM Limited
OA Round
1 (Non-Final)
87%
Grant Probability
Favorable
1-2
OA Rounds
1y 0m
Est. Remaining
97%
With Interview

Examiner Intelligence

Grants 87% — above average
87%
Career Allowance Rate
436 granted / 502 resolved
+31.9% vs TC avg
Moderate +10% lift
Without
With
+10.4%
Interview Lift
resolved cases with interview
Typical timeline
2y 7m
Avg Prosecution
16 currently pending
Career history
516
Total Applications
across all art units

Statute-Specific Performance

§101
8.3%
-31.7% vs TC avg
§103
43.2%
+3.2% vs TC avg
§102
29.9%
-10.1% vs TC avg
§112
9.3%
-30.7% vs TC avg
Black line = Tech Center average estimate • Based on career data from 502 resolved cases

Office Action

§102 §103
DETAILED ACTION Status of Claims Claims 1 – 20 are pending. Claims 1, 8, and 16 are independent. This office action is Non-Final. Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Claim Rejections - 35 USC § 102 The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action: A person shall be entitled to a patent unless – (a)(1) the claimed invention was patented, described in a printed publication, or in public use, on sale, or otherwise available to the public before the effective filing date of the claimed invention. Claims 1 – 4, 7, 16 and 17 are rejected under 35 U.S.C. 102(a)(1) as being anticipated by Banerjee et al. (US Patent Application Publication No. 2017/0075408, hereinafter “Banerjee”). As per claim 1, Banerjee teaches a control unit [power manager 105, 0036] for controlling processing transitions at a plurality of compute units, the control unit comprising: a request analysis component [power manager control 205, 0036] to receive, from a first compute unit [cores 110, fig.2 , 0036], a request to transition from a first performance state to a second performance state [0036: To request permission to enter or exit power-down modes, each of the cores 110 may independently and in parallel request a token from the power manager 105 by asserting the signaling REQ 206…0028: power-down modes may include adjusting the operating voltages and frequencies of the cores] in accordance with a first transition setting and to determine the number of compute units [0031: By utilizing the inrush current information associated with the entering and exiting of the various power-down modes, the power manager 105 may determine a number and an order of the cores 110 to be selected for entering or exiting the power-down modes efficiently without causing excessive inrush current. ] permitted to transition from the first performance state to the second performance state in accordance with the first transition setting, where the first transition setting is to define a transition rate for the transition [0031: By utilizing the inrush current information associated with the entering and exiting of the various power-down modes, the power manager 105 may determine a number and an order of the cores 110 to be selected for entering or exiting the power-down modes efficiently without causing excessive inrush current]; a control unit [power manager 105, 0040] configured to provide, to the first compute unit, permission for the first compute unit to transition in accordance with the first transition setting responsive to a determination that the first compute unit would not exceed a threshold number of compute units permitted to transition in accordance with the first transition setting [0040: At T.sub.0, one or more of the cores 110 request a token to enter or to exit power-down modes by asserting (e.g., pulling high) the signaling REQ 206. At T.sub.1, the power manager 105 (e.g., the power manager control 205) issues a token to the selected core or cores 110 by asserting (e.g., pulling high) the signaling ACK 207. , 0046: the selection of cores 110 allows for granting the maximum number of requests from the highest priority cores 110 (e.g., the cores 110 requesting to enter or to exit the power-down modes of highest priorities) within the inrush current budget.]. As per claim 2, Banerjee teaches the control unit of claim 1, where the control unit is configured to, responsive to a determination that the first compute unit would exceed the threshold number, withhold permission from the first compute unit to cause the first compute unit to transition in accordance with a second transition setting [0045: core requests that may exceed inrush current budget are not granted]. As per claim 3, Banerjee teaches the control unit of claim 1, where the control unit comprises a counter to track the number of compute units permitted to transition in accordance with the first setting [0044: core selections]. As per claim 4, Banerjee teaches the control unit of claim 3, where the counter is incremented when a compute unit is provided with permission [0039, 0044: in order to grant the requests to enter or to exit the power-down modes quickly, the power manager control 205 may fast-track the selection of cores 110 for granting requests independent of the power-down modes. In some examples, the power manager control 205 may select the cores based on predetermine priorities not based on the power-down modes]. As per claim 7, Banerjee teaches the control unit of claim 1, where the control unit comprises a hardware unit [0049: the power manager control 205 and may include various (e.g., hardware and/or software) components…]. Claim Rejections - 35 USC § 103 The following is a quotation of 35 U.S.C. 103 which forms the basis for all obviousness rejections set forth in this Office action: A patent for a claimed invention may not be obtained, notwithstanding that the claimed invention is not identically disclosed as set forth in section 102, if the differences between the claimed invention and the prior art are such that the claimed invention as a whole would have been obvious before the effective filing date of the claimed invention to a person having ordinary skill in the art to which the claimed invention pertains. Patentability shall not be negated by the manner in which the invention was made. The factual inquiries for establishing a background for determining obviousness under 35 U.S.C. 103 are summarized as follows: 1. Determining the scope and contents of the prior art. 2. Ascertaining the differences between the prior art and the claims at issue. 3. Resolving the level of ordinary skill in the pertinent art. 4. Considering objective evidence present in the application indicating obviousness or nonobviousness. Claims 5 and 6 are rejected under 35 U.S.C. 103 as being unpatentable over Banerjee et al. (US Patent Application Publication No. 2017/0075408, hereinafter “Banerjee”), in view of Rotem et al. (US Patent Application Publication No. 2019/0204893, hereinafter “Rotem”). As per claim 5, Banerjee teaches the control unit of claim 4. However, Banerjee does not teach “…where the permission comprises a validity duration…”. Rotem is cited to teach dynamic power management of cores operating in turbo mode. Both Banerjee and Rotem are directed to power management of cores. As per claim 5, Rotem further teaches …where the permission comprises a validity duration [0128: time duration of higher operation is set]. It would have been obvious to one of ordinary skill in the art before the effective filing date of the claimed invention to combine Banerjee with Rotem, as Rotem improves Banerjee by explicitly teaching how to dynamically adjust cores duration is higher operation mode (i.e. turbo mode). As per claim 6, Rotem teaches the control unit of claim 5, comprising a timer initiated responsive to providing the permission and where the counter is decremented responsive to the timer reaching a specified value [0128: time duration is set, but may be reduced]. Allowable Subject Matter Claims 81 – 15, and 18 – 20 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims. Conclusion The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Sadowski, Greg. (US Patent Application Publication No. 2003/0217295 A1) “Method And Apparatus For Power Management Using System And Request Tokens” is cited to teach a power management control circuit and method that includes a power register that contains a number of request tokens for at least one power consumption module. The number of request tokens represents a power adjust level of the at least one power consumption module. The power management control circuit and method thereof further includes a power controller coupled to the power register, wherein the power controller determines whether to adjust the power consumption module based on a comparison of a number of system tokens with the number of request tokens for the power consumption module. Sheller, Nathan J. (US Patent Application Publication No. 2004/0123172) “Methods And Apparatus To Control Power State Transitions” is cited to teach methods and apparatus to control power state transitions in embedded systems. In a disclosed method, power state transitions of agents in the system are managed by a central authority. The agents register themselves with the central authority. When a request to transition the system to a requested power state is received, the central authority issues callback instructions to the agents in the system that support the requested power state. The callback instructions are issued in a temporal order indicated by the power state dependencies of the agents. Thus, the central authority arbitrates the order in which the agents transition to the requested power state. The power state dependencies of the agents are registered with the central authority by the agents either at power-up of the system or when the agents are plugged into the system. Any inquiry concerning this communication or earlier communications from the examiner should be directed to TERRELL S JOHNSON whose telephone number is (571)270-3485. The examiner can normally be reached 10AM-7PM EST M-F. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Jaweed Abbaszadeh can be reached at 571-270-1640. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /TERRELL S JOHNSON/Primary Examiner, Art Unit 2176 1 Claim 8 appears to be an independent claim (A system to perform processing…) that dependent on a claim claimed in independent claim 1 (… the control unit of claim 1…). The claim should be rewritten in independent form. Appropriate action is required.
Read full office action

Prosecution Timeline

Mar 24, 2025
Application Filed
Sep 23, 2026
Non-Final Rejection mailed — §102, §103 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12749906
POWER SUPPLY DEVICE AND POWER SUPPLY CONTROL CIRCUIT
2y 0m to grant Granted Sep 29, 2026
Patent 12743119
Power Savings by Register Insertion in Large Combinational Circuits
3y 11m to grant Granted Sep 22, 2026
Patent 12737466
PROGRAM VERSION ENFORCEMENT USING A CERTIFICATE
2y 5m to grant Granted Sep 15, 2026
Patent 12731014
NEURAL NETWORK PROCESSOR
3y 8m to grant Granted Sep 08, 2026
Patent 12732005
Foldable Electronic Device
2y 0m to grant Granted Sep 08, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

1-2
Expected OA Rounds
87%
Grant Probability
97%
With Interview (+10.4%)
2y 7m (~1y 0m remaining)
Median Time to Grant
Low
PTA Risk
Based on 502 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month