Prosecution Insights
Last updated: August 17, 2026
Application No. 19/089,744

PARASITIC CAPACITANCE CANCELLATION CIRCUIT AND PARASITIC CAPACITANCE CANCELLATION METHOD

Non-Final OA §102
Filed
Mar 25, 2025
Priority
Sep 13, 2024 — TW 113134942
Examiner
LAM, TUAN THIEU
Art Unit
2836
Tech Center
2800 — Semiconductors & Electrical Systems
Assignee
Realtek Semiconductor Corporation
OA Round
1 (Non-Final)
78%
Grant Probability
Favorable
1-2
OA Rounds
9m
Est. Remaining
91%
With Interview

Examiner Intelligence

Grants 78% — above average
78%
Career Allowance Rate
792 granted / 1021 resolved
+9.6% vs TC avg
Moderate +13% lift
Without
With
+13.2%
Interview Lift
resolved cases with interview
Fast prosecutor
2y 2m
Avg Prosecution
29 currently pending
Career history
1054
Total Applications
across all art units

Statute-Specific Performance

§101
0.3%
-39.7% vs TC avg
§103
38.6%
-1.4% vs TC avg
§102
33.6%
-6.4% vs TC avg
§112
21.0%
-19.0% vs TC avg
Black line = Tech Center average estimate • Based on career data from 1021 resolved cases

Office Action

§102
DETAILED ACTION Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Claim Rejections - 35 USC § 102 In the event the determination of the status of the application as subject to AIA 35 U.S.C. 102 and 103 (or as subject to pre-AIA 35 U.S.C. 102 and 103) is incorrect, any correction of the statutory basis (i.e., changing from AIA to pre-AIA ) for the rejection will not be considered a new ground of rejection if the prior art relied upon, and the rationale supporting the rejection, would be the same under either status. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action: A person shall be entitled to a patent unless – (a)(1) the claimed invention was patented, described in a printed publication, or in public use, on sale, or otherwise available to the public before the effective filing date of the claimed invention. Claim(s) 1 and 9-10 is/are rejected under 35 U.S.C. 102(a)(1) as being anticipated by Hussien et al. (US 2018/0284829). Regarding claims 1 and 10, Hussien et al.’s figure 5 shows A parasitic capacitance cancellation circuit, comprising: a first transistor (MPn), comprising a first terminal (drain), a control terminal (gate electrode), and a second terminal (source); a first coupler (Cgd), configured to couple the control terminal of the first transistor and the first terminal of the first transistor; a second coupler (Cgs), configured to couple the control terminal of the first transistor and the second terminal of the first transistor; and a negative impedance generator (502), configured to generate and provide a negative impedance to the control terminal of the first transistor to cancel a parasitic capacitance of the first transistor as called for in claims 1 and 10. Regarding claim 9, wherein the negative impedance generator comprises a capacitor (-C), and the capacitor comprises: a first terminal, configured to receive a first control signal; and a second terminal, coupled to the control terminal of the first transistor; wherein the control terminal of the first transistor is configured to receive a second control signal (Vx), wherein the negative impedance generator provides the negative impedance to the control terminal of the first transistor according to the first control signal. Allowable Subject Matter Claims 2-8 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims. Conclusion The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. In this regard, applicant’s cited prior art has been carefully considered. Any inquiry concerning this communication or earlier communications from the examiner should be directed to TUAN THIEU LAM whose telephone number is (571)272-1744. The examiner can normally be reached Monday-Friday, 8:30 am to 5:00 pm. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Regis Betsch can be reached at 571-270-7101. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /TUAN T LAM/Primary Examiner, Art Unit 2836 5/27/2026
Read full office action

Prosecution Timeline

Mar 25, 2025
Application Filed
Jun 08, 2026
Non-Final Rejection mailed — §102 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12706601
SWITCH-BASED VOLTAGE TRANSLATOR
2y 6m to grant Granted Aug 11, 2026
Patent 12706593
OUTPUT DRIVING CIRCUIT, CLOCK CHIP, AND ELECTRONIC DEVICE
2y 3m to grant Granted Aug 11, 2026
Patent 12700850
HIGH FREQUENCY CIRCUIT
2y 0m to grant Granted Aug 04, 2026
Patent 12700371
ELECTRONIC DEVICE
1y 6m to grant Granted Aug 04, 2026
Patent 12693694
CONTROLLING SYSTEM IN VOLTAGE CHIP AND SERVER
1y 10m to grant Granted Jul 28, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

1-2
Expected OA Rounds
78%
Grant Probability
91%
With Interview (+13.2%)
2y 2m (~9m remaining)
Median Time to Grant
Low
PTA Risk
Based on 1021 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month