Prosecution Insights
Last updated: August 16, 2026
Application No. 19/089,786

PHASE SHIFTING CIRCUIT

Non-Final OA §103
Filed
Mar 25, 2025
Priority
Mar 29, 2024 — JP 2024-056639
Examiner
TRA, ANH QUAN
Art Unit
Tech Center
Assignee
Murata Manufacturing Co., Ltd.
OA Round
1 (Non-Final)
73%
Grant Probability
Favorable
1-2
OA Rounds
1y 0m
Est. Remaining
78%
With Interview

Examiner Intelligence

Grants 73% — above average
73%
Career Allowance Rate
818 granted / 1123 resolved
+12.8% vs TC avg
Moderate +5% lift
Without
With
+5.4%
Interview Lift
resolved cases with interview
Typical timeline
2y 4m
Avg Prosecution
38 currently pending
Career history
1158
Total Applications
across all art units

Statute-Specific Performance

§101
0.2%
-39.8% vs TC avg
§103
58.8%
+18.8% vs TC avg
§102
24.0%
-16.0% vs TC avg
§112
8.4%
-31.6% vs TC avg
Black line = Tech Center average estimate • Based on career data from 1123 resolved cases

Office Action

§103
DETAILED ACTION Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Claim Rejections - 35 USC § 103 The following is a quotation of 35 U.S.C. 103 which forms the basis for all obviousness rejections set forth in this Office action: A patent for a claimed invention may not be obtained, notwithstanding that the claimed invention is not identically disclosed as set forth in section 102, if the differences between the claimed invention and the prior art are such that the claimed invention as a whole would have been obvious before the effective filing date of the claimed invention to a person having ordinary skill in the art to which the claimed invention pertains. Patentability shall not be negated by the manner in which the invention was made. Claim(s) 1 and 7-9 is/are rejected under 35 U.S.C. 103 as being unpatentable over Shahverdi et al. (US 20240243700). As to claim 1, Shahverdi et al.’s figures 3A or 3B shows a phase shifting circuit comprising: a dividing circuit (309) configured to divide an input signal (RFin 108) into a first signal (0˚ or -90˚) and a second signal (-90˚ or 0˚), the second signal having a phase different from a phase of the first signal; a first phase shifter (114 or 316) configured to shift the phase of the first signal by a first angle, and to output a first output signal; a second phase shifter (316 or 114) configured to shift the phase of the second signal by a second angle in a direction opposite to a direction of the first angle, and to output a second output signal. The figure fails to show that a phase difference between the first output signal and the second output signal being greater than 0 degrees and less than 90 degrees. However, ¶0064 teaches that “Also note that while the parameter β is equal to 90 degrees in the examples shown herein, the parameter β can be equal to any other value thereby moving the value of the phase difference lines at the center frequency to higher phase values or lower phase values in accordance with a desired design.” It would have been obvious to one having ordinary skill in the art to select b (i.e., 180 ˚< b < 360˚ or -180˚ < b < 0˚ in figure 3B) such that a phase difference between the first output signal and the second output signal being greater than 0 degrees and less than 90 degrees for the purpose of achieving desired performance, MPEP 2144.05. The modified Shahverdi et al.’s figure further shows a first amplifier [(104-112) or 106-158)] configured to amplify the first output signal, and to output a first amplified signal; and a second amplifier [(106-158) or (104-112)] configured to amplify the second output signal, and to output a second amplified signal, the second amplifier being connected to the first amplifier such that the first amplified signal and the second amplified signal are combined. As to claim 7, the modified Shahverdi et al.’sa figure shows that an output terminal of the first amplifier is directly electrically connected to an output terminal of the second amplifier. As to claim 8, the modified Shahverdi et al.’s figure shows that the dividing circuit is a 90-degree hybrid coupler. As to claim 9, the modified Shahverdi et al.’s figure fails to show that the dividing circuit is a balun. However, balun used as a signal spliter/divider is well known in the art. It would have been obvious to one having ordinary skill in the art to use balun for Shahverdi et al.’s splitter/divider for the purpose of improving efficiency. Claim(s) 2-6 is/are rejected under 35 U.S.C. 103 as being unpatentable over Shahverdi et al. (US 20240243700) in view of Lee et al. (US 20220085774). As to claim 2, Shahverdi et al.’s figures show 4 and 5 shows the internal structure of the first and second phase shifters. The figures to show that the first and/or the second phase shifter comprises structure(s) as claimed. However, Lee et al.’s figure 2 show equivalent lead and lag phase shifters (1001 equivalents to 1002 and 1003 equivalents to 1004, wherein Lee’s 1001 is similar to Shahverdi’s figure 4, and Lee’s 1003 is similar to Shahverdi’s figure 5). It would have been obvious to one having ordinary skill in the art to use Lee et al.’s 1002 and/or 1004 respectively to Shahverdi et al.’s figures 4 and/or 5 due to the doctrine of equivalent function and for the purpose of achieving desired space occupation. Thus, the modified Shahverdi et al.’s figure shows that the first phase shifter (figure 5) comprises: a first inductor (504) connected in series to the dividing circuit, a first capacitor (502), a first end of the first capacitor being electrically connected to a first end of the first inductor, and a second end of the first capacitor being electrically connected to a reference potential, and a second capacitor (506), a first end of the second capacitor being electrically connected to a second end of the first inductor, and a second end of the second capacitor being electrically connected to the reference potential, and wherein the second phase shifter (Lee et al.’s 1002 used for Shahverdi et al.’s figure 4) comprises: a third capacitor (Lee’s left capacitor) connected in series to the dividing circuit, a fourth capacitor (Lee’s right capacitor) connected in series to the third capacitor, and a second inductor (Lee’s inductor), a first end of the second inductor being electrically connected to a node between the third capacitor and the fourth capacitor, and a second end of the second inductor being electrically connected to the reference potential. As to claim 3, the modified Shahverdi et al.’s figure shows that the first phase shifter (Lee et al.’s 1002 used for Shahverdi ‘s figure 4) comprises: a fifth capacitor connected in series to the dividing circuit, a sixth capacitor connected in series to the fifth capacitor, and a third inductor, a first end of the third inductor electrically connected to a node between the fifth capacitor and the sixth capacitor, and a second end of the third inductor being electrically connected to a reference potential, and wherein the second phase shifter (Shahverdi ‘s figure 5) comprises: a fourth inductor connected in series to the dividing circuit, a seventh capacitor, a first end of the seventh capacitor being electrically connected to a first end of the fourth inductor, and a second end of the seventh capacitor being electrically connected to the reference potential, and an eighth capacitor, a first end of the eighth capacitor being electrically connected to a second end of the fourth inductor, and a second end of the eighth capacitor being electrically connected to the reference potential. As to claim 4, selecting the second angle to have an absolute value equal to an absolute value of the first angle is seen as an obvious design preference to ensure optimum performance, MPEP 2144.05. As to claim 5, selecting the phase difference between the first output signal and the second output signal to be 45 degrees is seen as an obvious design preference to ensure optimum performance, MPEP 2144.05, i.e., selecting b= -45˚ or 270˚ in figure 3B). As to claim 6, selecting the phase difference between the first output signal and the second output signal to be 45 degrees is seen as an obvious design preference to ensure optimum performance, MPEP 2144.05. Any inquiry concerning this communication or earlier communications from the examiner should be directed to ANH-QUAN TRA whose telephone number is (571)272-1755. The examiner can normally be reached Mon-Fri from 8:00 A.M.-5:00 P.M. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Andrea Lindgren Baltzell can be reached at 571-272-5918. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /QUAN TRA/ Primary Examiner Art Unit 2843
Read full office action

Prosecution Timeline

Mar 25, 2025
Application Filed
Jul 27, 2026
Non-Final Rejection mailed — §103 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12700847
ELASTIC WAVE DEVICE, FILTER, SPLITTER, AND COMMUNICATION DEVICE
2y 7m to grant Granted Aug 04, 2026
Patent 12701922
Interdigital Resonator and Filter
1y 9m to grant Granted Aug 04, 2026
Patent 12689349
ACOUSTIC WAVE FILTER AND RADIO FREQUENCY MODULE
1y 8m to grant Granted Jul 21, 2026
Patent 12674825
Wireless Circuitry with Low-Noise Peak Detection
2y 4m to grant Granted Jul 07, 2026
Patent 12671389
UNAPODIZATION
2y 7m to grant Granted Jun 30, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

1-2
Expected OA Rounds
73%
Grant Probability
78%
With Interview (+5.4%)
2y 4m (~1y 0m remaining)
Median Time to Grant
Low
PTA Risk
Based on 1123 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month