Prosecution Insights
Last updated: October 27, 2026
Application No. 19/097,679

SEMICONDUCTOR DEVICE HAVING DQS INTERVAL TIMER

Non-Final OA §112
Filed
Apr 01, 2025
Priority
Apr 25, 2024 — provisional 63/638,826
Examiner
LAM, TUAN THIEU
Art Unit
2836
Tech Center
2800 — Semiconductors & Electrical Systems
Assignee
Micron Technology Inc.
OA Round
1 (Non-Final)
78%
Grant Probability
Favorable
1-2
OA Rounds
7m
Est. Remaining
91%
With Interview

Examiner Intelligence

Grants 78% — above average
78%
Career Allowance Rate
802 granted / 1033 resolved
+9.6% vs TC avg
Moderate +13% lift
Without
With
+13.1%
Interview Lift
resolved cases with interview
Fast prosecutor
2y 2m
Avg Prosecution
24 currently pending
Career history
1082
Total Applications
across all art units

Statute-Specific Performance

§101
0.3%
-39.7% vs TC avg
§103
38.5%
-1.5% vs TC avg
§102
33.8%
-6.2% vs TC avg
§112
21.1%
-18.9% vs TC avg
Black line = Tech Center average estimate • Based on career data from 1033 resolved cases

Office Action

§112
DETAILED ACTION Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Claim Rejections - 35 USC § 112 The following is a quotation of 35 U.S.C. 112(b): (b) CONCLUSION.—The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the inventor or a joint inventor regards as the invention. The following is a quotation of 35 U.S.C. 112 (pre-AIA ), second paragraph: The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention. Claims 1-9 are rejected under 35 U.S.C. 112(b) or 35 U.S.C. 112 (pre-AIA ), second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which the inventor or a joint inventor (or for applications subject to pre-AIA 35 U.S.C. 112, the applicant), regards as the invention. Regarding claim 1, the recitation of “a first circuit configured ..to deactivate the first control signal responsive to a third control signal” (lines 2-3) in which a third control signal is understood to be the signal “OSCSTOP”; and a further recitation of “wherein the third circuit is configured to activate the third control signal when a count value reach a first value” (lines 7-8) refers to the signal OSCEN (see paragraph 0020). It is unclear whether the third control signal is the signal OSCSTOP or the signal OSCEN, thus, the metes and bounds of the claim cannot be determined renders the claim indefinite. In claim 5, the recitation of “a fourth circuit coupled to the third circuit and configured to generate an oscillation signal until the count value reaches the second value” is indefinite because it is incorrect. Paragraph 0020 states the OSCEN activates the oscillator (260, i.e. a fourth circuit) to generate an oscillation signal (OSC) when the count values exceeds an initial value. The OSCSTOP is generated when the count value is at a second value K. Thus, the metes and bounds of the claim cannot be determined renders the claim indefinite. Claims 2-4, 6-9 are indefinite because of the technical deficiencies of claim 1. Allowable Subject Matter Claims 10-20 are presently allowed. Claims 1-9 would be allowable if rewritten or amended to overcome the rejection(s) under 35 U.S.C. 112(b) or 35 U.S.C. 112 (pre-AIA ), 2nd paragraph, set forth in this Office action. The following is a statement of reasons for the indication of allowable subject matter: the prior art of record, Lan (USP 12,627,282), discloses a control device coupled to an oscillator circuit and includes a first output circuit, a synchronizer circuit, a hysteresis circuit, a stable circuit, and a second output circuit is provided. The first output circuit activates an oscillator circuit according to an activation signal so that the oscillator circuit generates an input clock. The synchronizer circuit synchronizes the activation signal to generate a synchronization signal. The synchronization signal is synchronized with the input clock. The hysteresis circuit directs the first output circuit to disable the oscillator circuit according to the synchronization signal. The stable circuit enables a transmission signal according to the input clock. When the transmission signal is enabled, the second output circuit uses the input clock as an output clock. However, Lan reference fails to teach or fairly suggest a first circuit configured to activate a first control signal responsive to a second control signal and deactivate the first control signal responsive to a third control signal; and a third circuit coupled to the second circuit and configured to count the clock signal, wherein the third circuit is configured to activate the third control signal when a count value reaches a first value and activate a fourth control signal when a count value reaches a second value greater than the first value, and wherein a difference between the second value and the first value is the predetermined clock as called for in claim 1; a first counter circuit configured to count the clock signal, deactivate a third signal when a count value reaches M, and activate the second signal when the count value reaches K, wherein K is less than M and equal to or more than M-N as called for in claim 10; an enable control circuit configured to activate a first enable signal responsive to a start signal and deactivate the first enable signal responsive to an end signal; and a counter circuit configured to count the second clock signal, generate a third enable signal when a count value reaches a first value, and generate the end signal before the count value reaches the first value as called for in claim 17. Conclusion Any inquiry concerning this communication or earlier communications from the examiner should be directed to TUAN THIEU LAM whose telephone number is (571)272-1744. The examiner can normally be reached Monday-Friday, 8:30 am to 5:00 pm. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Regis Betsch can be reached at 571-270-7101. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /TUAN T LAM/ Primary Examiner, Art Unit 2836 9/29/2026
Read full office action

Prosecution Timeline

Apr 01, 2025
Application Filed
Oct 13, 2026
Non-Final Rejection mailed — §112 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12761683
CURRENT COMPENSATION CIRCUIT AND SEMICONDUCTOR DEVICE
1y 6m to grant Granted Oct 13, 2026
Patent 12757490
DISPLAY DEVICE, SEMICONDUCTOR DEVICE, AND DRIVING METHOD THEREOF
3y 2m to grant Granted Oct 06, 2026
Patent 12750044
System, Device, and Method for Transforming a Single-Ended Input Signal Into Differential Output Signals
2y 6m to grant Granted Sep 29, 2026
Patent 12750047
CURRENT SENSING IMPLEMENTATION FOR COMMON-DRAIN, BACK-TO-BACK POWER SWITCHES IN VERTICAL FET TECHNOLOGY
2y 0m to grant Granted Sep 29, 2026
Patent 12749452
ELECTRONIC DEVICE
1y 10m to grant Granted Sep 29, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

1-2
Expected OA Rounds
78%
Grant Probability
91%
With Interview (+13.1%)
2y 2m (~7m remaining)
Median Time to Grant
Low
PTA Risk
Based on 1033 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month