Prosecution Insights
Last updated: July 14, 2026
Application No. 19/110,346

TRIMMING TECHNIQUE FOR OSCILLATORS

Non-Final OA §103§112
Filed
Mar 10, 2025
Priority
Sep 12, 2022 — FI 20225788 +1 more
Examiner
CHANG, JOSEPH
Art Unit
2849
Tech Center
2800 — Semiconductors & Electrical Systems
Assignee
Nordic Semiconductor ASA
OA Round
1 (Non-Final)
90%
Grant Probability
Favorable
1-2
OA Rounds
7m
Est. Remaining
94%
With Interview

Examiner Intelligence

Grants 90% — above average
90%
Career Allowance Rate
1055 granted / 1176 resolved
+21.7% vs TC avg
Minimal +4% lift
Without
With
+3.9%
Interview Lift
resolved cases with interview
Fast prosecutor
1y 11m
Avg Prosecution
18 currently pending
Career history
1190
Total Applications
across all art units

Statute-Specific Performance

§101
1.5%
-38.5% vs TC avg
§103
48.1%
+8.1% vs TC avg
§102
26.4%
-13.6% vs TC avg
§112
10.2%
-29.8% vs TC avg
Black line = Tech Center average estimate • Based on career data from 1176 resolved cases

Office Action

§103 §112
DETAILED ACTION Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Claim Rejections - 35 USC § 112 The following is a quotation of 35 U.S.C. 112(b): (b) CONCLUSION.—The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the inventor or a joint inventor regards as the invention. The following is a quotation of 35 U.S.C. 112 (pre-AIA ), second paragraph: The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention. Claims 4-6 are rejected under 35 U.S.C. 112(b) or 35 U.S.C. 112 (pre-AIA ), second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which the inventor or a joint inventor (or for applications subject to pre-AIA 35 U.S.C. 112, the applicant), regards as the invention. Claim 4 recites the limitation "the driver circuit" in line 1. There is insufficient antecedent basis for this limitation in the claim. Claim Rejections - 35 USC § 103 The following is a quotation of 35 U.S.C. 103 which forms the basis for all obviousness rejections set forth in this Office action: A patent for a claimed invention may not be obtained, notwithstanding that the claimed invention is not identically disclosed as set forth in section 102, if the differences between the claimed invention and the prior art are such that the claimed invention as a whole would have been obvious before the effective filing date of the claimed invention to a person having ordinary skill in the art to which the claimed invention pertains. Patentability shall not be negated by the manner in which the invention was made. Claim(s) 1-14 is/are rejected under 35 U.S.C. 103 as being unpatentable over Lee (US 2018/0219536) in view of EP1058385 (cited by the applicant). Regarding claim 1, Lee discloses a swing-boosted differential oscillator (FIG 1 is substantially same as FIG 1 of this application ), comprising a switch (123) for connecting a set of capacitors (C1 and C2) alternately to poles of a direct current source (110 and ground) based on a switching control (CHOP AND CHOP bar), Lee dose not discloses two comparators comprising back gate bias input as recited in the strikethrough. EP1058385 discloses in FIG 22 (¶[0058-0083]) two comparators (120 and 121) comprising back gate bias input (VRH and VRL) as recited and also a multiplexer (129). EP1058385 also discloses that the back gate bias provides a short delay time and a high speed. Therefore, it would have been obvious to one of ordinary skilled in the art to use such features taught by EP1058385 because such a modification would have provided advantageous outcome as stated above. Regarding claim 2, the modification or EP1058385 shows in FIG 14 wherein the comparators are complementary metal-oxide semiconductor, CMOS, inverters comprising at least two CMOS transistors having a back gate bias circuitry for biasing the inverters (necessarily present from VRH and VRL). Regarding claim 3, EP1058385 shows the oscillator (FIG 22) further comprising a driver circuit for generating control signal for the back gate bias circuitry (necessarily present from VRH and VRL). Regarding claim 4, the modification does not disclose wherein the driver circuit comprises a given number of resistors connected in series between a direct current source and ground, a set of switches where each switch is connected between the connection between two different successive resistors and the output of the driver circuit, and a switch controller for controlling the opening and closing of the switches. However, such features are well known for reference voltage drivers and therefore it would have been obvious to one of ordinary skilled in the art to further modify because such modification would have been a mere substitution of art recognized equivalent driver. Regarding claim 5, the modification does not disclose wherein the resistors connected in series are of equal resistance value. However, such features are well known for reference voltage drivers and therefore it would have been obvious to one of ordinary skilled in the art to further modify because such modification would have been a mere substitution of art recognized equivalent driver. Regarding claim 6, the modification would perform the oscillator wherein the switch controller controls the opening and closing of the switches such that only one switch at a time is closed (the functional recitation inherently present in the structure of the modified oscillator). Regarding claim 7, the modification would perform the oscillator wherein the driver circuit is configured to reduce the voltage of the control signal for the back gate bias circuitry to lower the frequency of the output signal of the oscillator. Regarding claim 8, the modification would perform the oscillator wherein the driver circuit is configured to increase the voltage of the control signal for the back gate bias circuitry to increase the frequency of the output signal of the oscillator. Regarding claim 9, Lee discloses a method for trimming a swing-boosted differential oscillator (FIG 1), comprising connecting by a switch (123) a set of capacitors (C1 and C2) alternately to poles of a direct current source (110 and ground) based on a switching control (CHOP and CHOP bar), producing by Lee dose not discloses two comparators comprising back gate bias input as recited in the strikethrough. EP1058385 discloses in FIG 22 (¶[0058-0083]) two comparators (120 and 121) comprising back gate bias input (VRH and VRL). For a back gate bias circuitry or a driver circuit is necessarily present from VRH and VRL. EP1058385 also discloses that the back gate bias provides a short delay time and a high speed. Therefore, it would have been obvious to one of ordinary skilled in the art to use such features taught by EP1058385 because such a modification would have provided advantageous outcome as stated above. Regarding claim 10, the modification implies the method further comprising: generating control signal for the back gate bias circuitry by a driver circuit (VRH and VRL). Regarding claim 11, the modification does not disclose the method further comprising: adjusting the resistance of the driver circuit by a switch controller, the driver circuit comprising a given number of resistors connected in series between a direct current source and ground, the switch controller controlling opening and closing a set of switches, where each switch is connected between the connection between two different successive resistors and the output of the driver circuit. However, such features are well known for reference voltage drivers and therefore it would have been obvious to one of ordinary skilled in the art to further modify because such modification would have been a mere substitution of art recognized equivalent driver. Regarding claim 12, the modification would perform the method wherein controlling by the switch controller the opening and closing of the switches such that only one switch at a time is closed. Regarding claim 13, the modification would perform the method further comprising: reducing the voltage of the control signal for the back gate bias circuitry to lower the frequency of the output signal of the oscillator. Regarding claim 14, the modification would perform the method further comprising: increasing the voltage of the control signal for the back gate bias circuitry to increase the frequency of the output signal of the oscillator. Conclusion The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Xing (US 2010/0329157) discloses a differential circuit with back gate bias. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Joseph Chang whose telephone number is (571)272-1759. The examiner can normally be reached M-F 7:00- 17:00. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Menatoallah Youssef can be reached at 571-270-3684. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /JOSEPH CHANG/Primary Examiner, Art Unit 2849
Read full office action

Prosecution Timeline

Mar 10, 2025
Application Filed
Mar 06, 2026
Non-Final Rejection (signed) — §103, §112
Apr 07, 2026
Non-Final Rejection mailed — §103, §112 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12665414
LATCH CURRENT LIMITER CIRCUIT FOR SPACECRAFT AND SPACECRAFT POWER SYSTEM USING THE SAME
1y 8m to grant Granted Jun 23, 2026
Patent 12665545
SOLAR FORECASTING FOR NETWORKED POWER PLANTS
1y 7m to grant Granted Jun 23, 2026
Patent 12665579
RING VOLTAGE CONTROLLED OSCILLATOR AND ELECTRONIC CIRCUITS WITH THE RING VOLTAGE CONTROLLED OSCILLATOR
1y 7m to grant Granted Jun 23, 2026
Patent 12658851
INDUCTOR-CAPACITOR VOLTAGE-CONTROLLED OSCILLATOR WITH COMMON-MODE NOISE SUPPRESSION
2y 8m to grant Granted Jun 16, 2026
Patent 12658738
METHOD AND DEVICE FOR SLOT GENERATION IN WIRELESS POWER TRANSMISSION SYSTEM
1y 6m to grant Granted Jun 16, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

1-2
Expected OA Rounds
90%
Grant Probability
94%
With Interview (+3.9%)
1y 11m (~7m remaining)
Median Time to Grant
Low
PTA Risk
Based on 1176 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month