Prosecution Insights
Last updated: August 16, 2026
Application No. 19/132,378

MEASUREMENT RESULT ACQUIRING APPARATUS, METHOD OF ACQUIRING MEASUREMENT RESULT, AND MEASUREMENT SYSTEM

Non-Final OA §102
Filed
May 23, 2025
Priority
Dec 02, 2022 — JP 2022-193522 +1 more
Examiner
O NEILL, PATRICK
Art Unit
2836
Tech Center
2800 — Semiconductors & Electrical Systems
Assignee
Sumitomo Electric Industries Ltd.
OA Round
1 (Non-Final)
83%
Grant Probability
Favorable
1-2
OA Rounds
9m
Est. Remaining
99%
With Interview

Examiner Intelligence

Grants 83% — above average
83%
Career Allowance Rate
481 granted / 577 resolved
+15.4% vs TC avg
Strong +18% interview lift
Without
With
+17.5%
Interview Lift
resolved cases with interview
Fast prosecutor
2y 0m
Avg Prosecution
14 currently pending
Career history
585
Total Applications
across all art units

Statute-Specific Performance

§101
1.4%
-38.6% vs TC avg
§103
28.7%
-11.3% vs TC avg
§102
35.9%
-4.1% vs TC avg
§112
26.3%
-13.7% vs TC avg
Black line = Tech Center average estimate • Based on career data from 577 resolved cases

Office Action

§102
DETAILED ACTION Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Claim Rejections - 35 USC § 102 The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action: A person shall be entitled to a patent unless – (a)(1) the claimed invention was patented, described in a printed publication, or in public use, on sale, or otherwise available to the public before the effective filing date of the claimed invention. Claims 1-3, 5 and 11-12 are rejected under 35 U.S.C. 102(a)(1) as being anticipated by Senriuchi (JP 2019-184533). a) regarding claims 1, 11 and 12: Senriuchi discloses a measurement system (1) comprising: multiple sensors including respective resonant circuits (21-23); and a measurement result acquiring apparatus (10-12) and method configured to acquire measurement results of the multiple sensors (paragraph [0045]), the resonant circuits (21-23) including a sensing element (R1, R2 and R3) a characteristic of which changes depending on a physical quantity of a measurement target (paragraph [0024]), the measurement result acquiring apparatus (10-12) including: a signal outputting circuit (10) configured to output a measurement signal having a component of a resonant frequency of the resonant circuits of the multiple sensors to a target line (L2) to which the multiple sensors are connected (paragraph [0019]); a signal receiving circuit (11) configured to receive, from the target line, a response signal including a reflected signal of the measurement signal (paragraphs [0019] and [0027]); and an acquisition circuit (12) configured to acquire the measurement result of at least one sensor among the multiple sensors, based on the response signal received by the signal receiving circuit (paragraphs [0019] and [0045]). b) regarding claim 2: Senriuchi discloses the measurement result acquiring apparatus according to claim 1, wherein resonant frequencies of the resonant circuits (21-23) of the multiple sensors differ from each other (paragraph [0028]), and wherein the acquisition circuit acquires the measurement results of the multiple sensors (paragraph [0045]). c) regarding claim 3: Senriuchi discloses the measurement result acquiring apparatus according to claim 2, wherein a resistance value of the sensing element (R1, R2 and R3) changes depending on the physical quantity (paragraph [0024]), and wherein the signal outputting circuit (10) sequentially outputs, to the target line, the measurement signal corresponding to every one of the multiple sensors (paragraph [0019]). d) regarding claim 5: Senriuchi discloses the measurement result acquiring apparatus according to claim 3, further comprising: a storage circuit configured to store first correspondence information representing a correspondence relationship between amplitude of the response signal and the physical quantity for every one of the multiple sensors (paragraphs [0036]-[0038]), wherein the acquisition circuit (12) acquires, as the measurement results of the multiple sensors, the physical quantity corresponding to the amplitude of the response signal received by the signal receiving circuit, based on the first correspondence information corresponding to every one of the multiple sensors (paragraphs [0027]-[0033]). Allowable Subject Matter Claims 4 and 6-10 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims. The following is a statement of reasons for the indication of allowable subject matter: The prior art of record fails to disclose or make obvious a measurement result acquiring apparatus, wherein the signal outputting circuit outputs, to the target line, the measurement signal into which multiple signals having different components of the resonant frequencies are synthesized, along with all the other limitations as required by claim 4. The prior art of record fails to disclose or make obvious a measurement result acquiring apparatus, further comprising: a storage circuit configured to store second correspondence information representing a correspondence relationship between a phase of the response signal and the physical quantity for every one of the multiple sensors, wherein the acquisition circuit acquires, as the measurement results of the multiple sensors, the physical quantity corresponding to the phase of the response signal received by the signal receiving circuit, based on the second correspondence information corresponding to every one of the multiple sensors, along with all the other limitations as required by claim 6. The prior art of record fails to disclose or make obvious a measurement result acquiring apparatus, wherein a capacity value of the sensing element changes depending on the physical quantity, along with all the other limitations as required by claims 7 and 8. Conclusion The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Yamada et al. (US 2024/0169825) discloses a reception unit of a microcomputer includes a plurality of signal acquisition units connected to a respective sensor element of a sensor device corresponding thereto via a corresponding communication channel. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Patrick O'Neill whose telephone number is (571)270-1677. The examiner can normally be reached Monday- Friday 9AM-5PM EST. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Taelor Kim can be reached at (571)270-7166. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /PATRICK O NEILL/Primary Examiner, Art Unit 2836
Read full office action

Prosecution Timeline

May 23, 2025
Application Filed
Jul 15, 2026
Non-Final Rejection mailed — §102 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12706612
SEMICONDUCTOR INTEGRATED CIRCUIT AND RECEIVER DEVICE
2y 1m to grant Granted Aug 11, 2026
Patent 12681524
ADAPTIVE CLOCK GATING FOR IMPROVING WEAR OUT-INDUCED DUTY CYCLE SHIFT IN COMPUTER CLOCK NETWORK
3y 8m to grant Granted Jul 14, 2026
Patent 12683611
Semiconductor Device Including a Level Shifter and Method of Mitigating a Delay Between Input and Output Signals
1y 11m to grant Granted Jul 14, 2026
Patent 12665581
Semiconductor devices and multi-bit flip-flop circuits having an asymmetrical row structure
3y 7m to grant Granted Jun 23, 2026
Patent 12665599
ELECTRONIC CIRCUIT
1y 11m to grant Granted Jun 23, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

1-2
Expected OA Rounds
83%
Grant Probability
99%
With Interview (+17.5%)
2y 0m (~9m remaining)
Median Time to Grant
Low
PTA Risk
Based on 577 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month