Notice of Pre-AIA or AIA Status
The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA .
Drawings
The drawings are objected to under 37 CFR 1.83(a). The drawings must show every feature of the invention specified in the claims. Therefore, the “negative polarity” in the drawings these must be shown or the feature(s) canceled from the claim(s). No new matter should be entered.
Corrected drawing sheets in compliance with 37 CFR 1.121(d) are required in reply to the Office action to avoid abandonment of the application. Any amended replacement drawing sheet should include all of the figures appearing on the immediate prior version of the sheet, even if only one figure is being amended. The figure or figure number of an amended drawing should not be labeled as “amended.” If a drawing figure is to be canceled, the appropriate figure must be removed from the replacement sheet, and where necessary, the remaining figures must be renumbered and appropriate changes made to the brief description of the several views of the drawings for consistency. Additional replacement sheets may be necessary to show the renumbering of the remaining figures. Each drawing sheet submitted after the filing date of an application must be labeled in the top margin as either “Replacement Sheet” or “New Sheet” pursuant to 37 CFR 1.121(d). If the changes are not accepted by the examiner, the applicant will be notified and informed of any required corrective action in the next Office action. The objection to the drawings will not be held in abeyance.
Claim Rejections - 35 USC § 103
The following is a quotation of 35 U.S.C. 103 which forms the basis for all obviousness rejections set forth in this Office action:
A patent for a claimed invention may not be obtained, notwithstanding that the claimed invention is not identically disclosed as set forth in section 102, if the differences between the claimed invention and the prior art are such that the claimed invention as a whole would have been obvious before the effective filing date of the claimed invention to a person having ordinary skill in the art to which the claimed invention pertains. Patentability shall not be negated by the manner in which the invention was made.
The factual inquiries for establishing a background for determining obviousness under 35 U.S.C. 103 are summarized as follows:
1. Determining the scope and contents of the prior art.
2. Ascertaining the differences between the prior art and the claims at issue.
3. Resolving the level of ordinary skill in the pertinent art.
4. Considering objective evidence present in the application indicating obviousness or nonobviousness.
Claim(s) 1-2, 6-8, and 18-20 is/are rejected under 35 U.S.C. 103 as being unpatentable over CN 112003474 A hereinafter, ‘474 in view of Tomas Manez et al (2024/0235397) hereinafter, Tomas.
In regards to claim 1, ‘474 teaches a display power supply device, comprising (abstract):
a first power conversion circuit configured to generate a first display driving voltage having a polarity (fig. 1 bottom converter circuit)
PNG
media_image1.png
628
856
media_image1.png
Greyscale
‘474 fails to teach generating having a negative polarity; and
However, Tomas teaches generating having a negative polarity.[0193].
It would have been obvious to one of ordinary skill in the art to modify the teachings of ‘474 to further include generating having a negative polarity as taught by Tomas in order to provide for systems with negative input voltages [0193].
Therefore, ‘474 in view of Tomas teaches a second power conversion circuit comprising (fig. 1 bigger dashed box):
a first power switch configured to transmit an input voltage to a first node (fig. 1 S3),
an inductor (fig. 1 L2)) having one end electrically connected to the first node (fig. 1 node between switches) and the other end to which the first display driving voltage is supplied (fig. 1 output of 1st stage), and
a second power switch configured to control an electrical connection between the first node and a first load, wherein the second power conversion circuit is configured to generate a second display driving voltage having a negative polarity by controlling the first and second power switches in a buck-boost mode (fig. 1 buck boost)pg. 4-5/11).
In regards to claim [Claim 18] ‘474 teaches a power supply device, comprising (abstract):
a first power conversion circuit configured to generate a first voltage (fig. 1 output of first converter) generating having a polarity. (fig. 1 bottom converter circuit)
‘474 fails to teach generating having a negative polarity; and
However, Tomas teaches generating having a negative polarity.[0193].
It would have been obvious to one of ordinary skill in the art to modify the teachings of ‘474 to further include generating having a negative polarity as taught by Tomas in order to provide for systems with negative input voltages [0193].
Therefore, ‘474 in view of Tomas teaches a first power conversion circuit configured to generate a first voltage (fig. 1 output of first converter ‘474) generating having a negative polarity [193] Tomas
a second power conversion circuit configured to supply an input voltage and the first voltage to one end and the other end of an inductor, respectively, by controlling a first power switch, and to output electric energy generated in the inductor as a second voltage by controlling a second power switch (fig. 1 L2 output from first buck-boost circuit) ‘474.
In regards to claim [Claim 2], ‘474 in view of Tomas teaches the display power supply device of claim 1, wherein an absolute value of a voltage level of the first display driving voltage is lower than an absolute value of a voltage level of the second display driving voltage (pg. 6/8 100V and output of 1200V) ‘474.
In regards to claim [Claim 6], ‘474 in view of Tomas teaches display power supply device of claim 1, wherein the first power conversion circuit is configurated to convert the input voltage to generate the first display driving voltage [0208] for display devices Tomas.
In regards to claim [Claim 7], ‘474 in view of Tomas teaches display power supply device of claim 6, wherein the first power conversion circuit comprises a buck-boost type power stage in which the input voltage is transferred to one side of the inductor and a ground voltage is supplied to the other side thereof.(fig. 1 L1 and pg. 6/8) ‘474
In regards to claim [Claim 8], ‘474 in view of Tomas teaches display power supply device of claim 1, wherein the first display driving voltage has a voltage level lower than ground voltages of the first load and a second load. (pg. 6/8 100V and output of 1200V) ‘474 in view of [0193] Tomas
In regards to claim [Claim 19], ‘474 in view of Tomas teaches the power supply device of claim 18, wherein the first voltage has a voltage level lower than a ground voltage of a load to which the second voltage is supplied [193] Tomas.
In regards to claim [Claim 20], ‘474 in view of Tomas teaches power supply device of claim 18, wherein the first power conversion circuit is configured to operate in a buck-boost mode, and the second power conversion circuit is configured to operate in a buck-boost mode or a boost mode (fig. 1 buck-boost mode for both conversion circuits) ‘474.
Claim(s) 3 is/are rejected under 35 U.S.C. 103 as being unpatentable over CN 112003474 A hereinafter, ‘474 in view of Tomas Manez et al (2024/0235397) hereinafter, Tomas further in view of Park et al 2015/0005203, hereinafter, Park.
In regards to claim [Claim 3] ‘474 and Tomas fail to teach the display power supply device of claim 2, wherein the first power conversion circuit is configured to supply the first display driving voltage to an N-DAC of a device that alternately supplies positive and negative voltages to a pixel disposed on a display panel using a P-DAC and the N-DAC.
However, Park teaches wherein the first power conversion circuit is configured to supply the first display driving voltage to an N-DAC of a device that alternately supplies positive and negative voltages to a pixel disposed on a display panel using a P-DAC and the N-DAC (fig. 1 (PDAC and NDAC) [0031-0040] .
PNG
media_image2.png
554
806
media_image2.png
Greyscale
It would have been obvious to one of ordinary skill in the art to modify the teachings of ‘474 and Tomas to further include wherein the first power conversion circuit is configured to supply the first display driving voltage to an N-DAC of a device that alternately supplies positive and negative voltages to a pixel disposed on a display panel using a P-DAC and the N-DAC as taught by Park in order to enable precharing [0035].
Claim(s) 5 is/are rejected under 35 U.S.C. 103 as being unpatentable over CN 112003474 A hereinafter, ‘474 in view of Tomas Manez et al (2024/0235397) hereinafter, Tomas further in view of Jung et al 2023/0396142
In regards to claim [Claim 5]. ‘474 and Tomas fails to teach the display power supply device of claim 1, wherein the second display driving voltage is configurated to be generated before the first display driving voltage.
However, Jung teaches wherein the second display driving voltage is configurated to be generated before the first display driving voltage (fig. 6 Pul2 before pul1.[0059-0065]).
It would have been obvious to one of ordinary skill in the art to modify the teachings of ‘474 in view of Tomas to further include wherein the second display driving voltage is configurated to be generated before the first display driving voltage as taught by Jung with simple substitution of one duty ratio for another and the results would have preformed equally well at driving the display.
Claim(s) 11-12, and 15 is/are rejected under 35 U.S.C. 103 as being unpatentable over Noh 2020/0304028 hereinafter, Noh in view of Tomas Manez et al (2024/0235397) hereinafter, Tomas.
In regards to claim 11, Noh teaches a display power supply device, comprising:
a first power conversion circuit configured to generate a first display driving voltage having a polarity; (fig. 1 bottom converter circuit) Noh and
PNG
media_image3.png
438
562
media_image3.png
Greyscale
‘474 fails to teach generating having a negative polarity; and
However, Tomas teaches generating having a negative polarity.[0193].
It would have been obvious to one of ordinary skill in the art to modify the teachings of ‘474 to further include generating having a negative polarity as taught by Tomas in order to provide for systems with negative input voltages [0193].
Therefore, Noh in view of Tomas Manez teaches a second power conversion circuit comprising (fig. 4 (120) Noh):
an inductor having one end electrically connected to a first node and the other end to which an input voltage is supplied (fig. 4 L2) Noh
PNG
media_image4.png
628
785
media_image4.png
Greyscale
a first power switch configured to transmit a first display driving voltage to the first node (fig. 4 S3 and N3), and
a second power switch configured to control an electrical connection between the first node and a first load (fig. 1 S4),
wherein the second power conversion circuit is configured to generate a second display driving voltage by controlling the first and second power switches in a boost mode (fig. 4 No [0033] Noh).
In regards to claim [Claim 12], Noh in view of Tomas teaches the display power supply device of claim 11, wherein the input voltage and the second display driving voltage have positive polarities (fig. 4 (positive voltage) Noh), and a voltage level of the input voltage is lower than a voltage level of the second display driving voltage. [0193] Tomas
In regards to claim [Claim 15], Noh in view of Tomas teaches display power supply device of claim 11, wherein the first display driving voltage has a voltage level lower than a ground voltage of the first load. in view of (fig. 4 Vi in view of [0193] Tomas)
Claim(s) 13 is/are rejected under 35 U.S.C. 103 as being unpatentable over Noh in view of Tomas Manez et al (2024/0235397) hereinafter, Tomas further in view of Park et al 2015/0005203, hereinafter, Park.
In regards to claim [Claim 13], Noh and Tomas fail to teach the display power supply device of claim 11, wherein the first power conversion circuit is configured to supply the first display driving voltage to an N-DAC of a device that alternately supplies positive and negative voltages to a pixel disposed on a display panel using a P-DAC and the N-DAC.
However, Park teaches wherein the first power conversion circuit is configured to supply the first display driving voltage to an N-DAC of a device that alternately supplies positive and negative voltages to a pixel disposed on a display panel using a P-DAC and the N-DAC. (fig. 1 (PDAC and NDAC) [0031-0040]) .
It would have been obvious to one of ordinary skill in the art to modify the teachings of Noh and Tomas to further include wherein the first power conversion circuit is configured to supply the first display driving voltage to an N-DAC of a device that alternately supplies positive and negative voltages to a pixel disposed on a display panel using a P-DAC and the N-DAC as taught by Park in order to enable precharing [0035].
Allowable Subject Matter
Claims 4, 9-10, 14, and 16-17 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.
Conclusion
Any inquiry concerning this communication or earlier communications from the examiner should be directed to GRANT SITTA whose telephone number is (571)270-1542. The examiner can normally be reached M-F 7:30-4:00.
Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice.
If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Patrick Edouard can be reached at 571-272-6084. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.
Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.
/GRANT SITTA/ Primary Examiner, Art Unit 2622
Prosecution Insights