Prosecution Insights
Last updated: August 30, 2026
Application No. 19/173,858

PHOTOELECTRIC CONVERSION APPARATUS, PHOTOELECTRIC CONVERSION SYSTEM, MOVING BODY, EQUIPMENT, AND METHOD OF DRIVING PHOTOELECTRIC CONVERSION APPARATUS

Non-Final OA §102§103
Filed
Apr 09, 2025
Priority
Apr 11, 2024 — JP 2024-063924
Examiner
LE, TUAN H
Art Unit
Tech Center
Assignee
Canon Inc.
OA Round
1 (Non-Final)
74%
Grant Probability
Favorable
1-2
OA Rounds
1y 9m
Est. Remaining
99%
With Interview

Examiner Intelligence

Grants 74% — above average
74%
Career Allowance Rate
310 granted / 416 resolved
+14.5% vs TC avg
Strong +26% interview lift
Without
With
+26.2%
Interview Lift
resolved cases with interview
Typical timeline
3y 1m
Avg Prosecution
6 currently pending
Career history
418
Total Applications
across all art units

Statute-Specific Performance

§101
3.1%
-36.9% vs TC avg
§103
55.9%
+15.9% vs TC avg
§102
26.5%
-13.5% vs TC avg
§112
9.0%
-31.0% vs TC avg
Black line = Tech Center average estimate • Based on career data from 416 resolved cases

Office Action

§102 §103
DETAILED ACTION Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Priority Receipt is acknowledged of certified copies of papers required by 37 CFR 1.55. Information Disclosure Statement The information disclosure statement (IDS) submitted on 04/09/2025, 01/18/2025, and 03/11/2026 are in compliance with the provisions of 37 CFR 1.97. Accordingly, the information disclosure statement is being considered by the examiner. Claim Rejections - 35 USC § 102 The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action: A person shall be entitled to a patent unless – (a)(2) the claimed invention was described in a patent issued under section 151, or in an application for patent published or deemed published under section 122(b), in which the patent or application, as the case may be, names another inventor and was effectively filed before the effective filing date of the claimed invention. Claims 1 and 8-10 are rejected under 35 U.S.C. 102 (a) (2) as being anticipated by Kobayashi (US 2024/0395839 to Kobayashi et al). Regarding claim 1, Kobayashi discloses a photoelectric conversion apparatus (photoelectric conversion device 100) (Kobayashi, fig. 1) comprising: a plurality of pixels arranged across a plurality of rows and a plurality of columns (pixel array 10) (Kobayash, fig. 1); a plurality of column circuits (column circuits 42A, 42B) corresponding to the plurality of columns respectively (Kobayashi, figs. 1, 14, par [0118-0119]); and a control portion (readout circuit 40A) (Kobayashi, fig. 1), wherein each of the plurality of column circuits (column circuits 42A, 42B) includes: a comparison circuit (comparison circuit 54) including a first input node (node connected to vertical output line 20A) to which a pixel signal is input from a plurality of pixels in a column corresponding thereto, and a second input node (node connected to buffer circuits 74, 76) to which a reference signal is input (Kobayashi, figs. 1, 14, par [0151], wherein reference signals and pixel signal via line 20a are received by comparison circuit 54); and a buffer circuit (buffer circuits 74, 76) including an output node (node coupled to comparison circuit 54) for outputting the reference signal to the comparison circuit of the column corresponding thereto (Kobayashi, figs. 1, 14, par [0151], wherein output of buffer circuit 74 or 76 is coupled to comparison circuit 54), and the control portion (readout circuit 40A) (Kobayashi, fig. 1) is capable of controlling a potential (vrampl or vramph) of the output node of the buffer circuit included in each of the plurality of column circuits to a predetermined potential (vrampl or vramph) (Kobayashi, figs. 1, 14, par [0151], wherein buffer circuits 74 and 76 have different potential vrampl or vramph). Regarding claim 8, Kobayashi discloses aforementioned limitations of the parent claim. Additionally, Kobayahi discloses: a signal processing portion (signal processing 208) configured to generate an image by using a signal output from the photoelectric conversion apparatus (Kobayashi, figs. 1, and 16-18, wherein an image is generated based on output from the photoelectric conversion device 100). Regarding claim 9, Kobayashi discloses aforementioned limitations of the parent claim. Additionally, Kobayahi discloses a moving body (vehicle) comprising the photoelectric conversion apparatus according to claim 1 (see claim 1 above), the moving body comprising a control portion (control ECU 330) configured to control movement of the moving body by using a signal output from the photoelectric conversion apparatus (Kobayashi, figs. 17a, 17b, par [0172-0173], wherein the vehicle is controlled based on imaging system 300). Regarding claim 10, Kobayashi discloses aforementioned limitations of the parent claim. Additionally, Kobayahi discloses equipment (equipment EQP) (Kobayashi, fig. 18, par [0178-0183]) comprising: the photoelectric conversion apparatus according to claim 1 (see claim 1 above); and at least any of: an optical apparatus (OPT) corresponding to the photoelectric conversion apparatus (APR) (Kobayashi, fig. 18, par [0178-0183]) a control apparatus (CTRL) that controls the photoelectric conversion apparatus ) (Kobayashi, fig. 18, par [0178-0183]); a processing apparatus (PRCS) that processes a signal output from the photoelectric conversion apparatus (Kobayashi, fig. 18, par [0178-0183]); a display apparatus (DSPL) that displays information obtained by the photoelectric conversion apparatus (Kobayashi, fig. 18, par [0178-0183]); a storage apparatus (MMRY) that stores information obtained by the photoelectric conversion apparatus (Kobayashi, fig. 18, par [0178-0183]); and a mechanical apparatus (MCHN) that operates on a basis of information obtained by the photoelectric conversion apparatus (Kobayashi, fig. 18, par [0178-0183]). Claim Rejections - 35 USC § 103 The following is a quotation of 35 U.S.C. 103 which forms the basis for all obviousness rejections set forth in this Office action: A patent for a claimed invention may not be obtained, notwithstanding that the claimed invention is not identically disclosed as set forth in section 102, if the differences between the claimed invention and the prior art are such that the claimed invention as a whole would have been obvious before the effective filing date of the claimed invention to a person having ordinary skill in the art to which the claimed invention pertains. Patentability shall not be negated by the manner in which the invention was made. Claim 5 is rejected under 35 U.S.C. 103 as being unpatentable over Kobayashi (US 2024/0395839 to Kobayashi et al) in view of Endo (US 2016/0373675). Regarding claim 5, Kobayashi discloses aforementioned limitations of the parent claim. However, Kobayahi does not discloses: wherein the predetermined potential is GND. On the other hand, in the same endeavor, Endo disclsoes wherein the predetermined potential is GND (ground voltage) (Endo, fig. 6A, par [0080] wherein buffer 301 generates an output of ground voltage upon receiving a ground voltage). Therefore, it would have been obvious to an artisan before the effective filing date of the current application to incorporate the disclosure by Endo into the apparatus by Kobayashi so as to achieve the invention as claimed because such incorporation improves image quality by eliminating noise, e.g., vertical stripes (Endo, par [0007]). Allowable Subject Matter Claims 2, 3, 4, 6 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims. Regarding claim 2, the prior art of record neither anticipates nor renders obvious, in combination with other claim limitations, the claim language of “wherein the control portion is configured to, during a period in which a power consumption of the buffer circuit of at least one of the plurality of column circuits is controlled to be less than a power consumption of the buffer circuits of at least another one of the plurality of column circuits, control a potential of the output node of the buffer circuit of the at least one of the plurality of column circuits to the predetermined potential.” Regarding claim 3, the prior art of record neither anticipates nor renders obvious, in combination with other claim limitations, the claim language of “wherein the control portion is configured to, during a period in which a power consumption of the buffer circuit included in the column circuit corresponding to one of an odd-numbered column and an even-numbered column among the plurality of column circuits is controlled to be less than a power consumption of the buffer circuit included in the column circuit corresponding to the other of the odd-numbered column and the even-numbered column, control a potential of the output node of the buffer circuit included in the column circuit corresponding to the one of the odd-numbered column and the even-numbered column to the predetermined potential.” Regarding claims 4 and 6, the claims are objected as being dependent on claim 1. Regarding claim 7, the prior art of record neither anticipates nor renders obvious, in combination with other claim limitations, the claim language of “wherein during a period in which first scan is performed to read out a signal from pixels in a portion of the rows among the plurality of rows, second scan is performed to read out a signal from a pixel in a different portion of the rows among the plurality of rows, and a period from start to end of the second scan is shorter than a period from start to end of the first scan.” Claim 11 is allowed. The following is an examiner’s statement of reasons for allowance: Regarding claim 11, the prior art of record neither anticipates nor renders obvious, in combination with other claim limitations, the claim language of “a buffer circuit including an output node for outputting the reference signal to the comparison circuit of the column corresponding thereto, and the method comprises: controlling the buffer circuit by the control portion between a first state in which the buffer circuit operates and a second state in which a power consumption of the buffer circuit is less than that in the first state; and setting by the control portion a potential of the output node of the buffer circuit to a predetermined potential during a period in which the buffer circuit is controlled to the second state.” Any comments considered necessary by applicant must be submitted no later than the payment of the issue fee and, to avoid processing delays, should preferably accompany the issue fee. Such submissions should be clearly labeled “Comments on Statement of Reasons for Allowance.” Conclusion Any inquiry concerning this communication or earlier communications from the examiner should be directed to TUAN H LE whose telephone number is (571)270-1130. The examiner can normally be reached Mon-Fri 9:00 am- 5:30 pm. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Lin Ye can be reached at 5712727372. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /TUAN H LE/Examiner, Art Unit 2638 /LIN YE/Supervisory Patent Examiner, Art Unit 2638
Read full office action

Prosecution Timeline

Apr 09, 2025
Application Filed
Aug 12, 2026
Non-Final Rejection mailed — §102, §103 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12684883
IMAGE SENSOR, IMAGE DATA OBTAINING METHOD, AND IMAGING DEVICE
2y 9m to grant Granted Jul 14, 2026
Patent 12684267
IMAGING SYSTEM, MOVABLE APPARATUS, IMAGING METHOD, AND STORAGE MEDIUM
2y 1m to grant Granted Jul 14, 2026
Patent 12621565
IMAGE CAPTURING APPARATUS, AND CONTROL METHOD AND STORAGE MEDIUM FOR IMAGE CAPTURING APPARATUS
2y 3m to grant Granted May 05, 2026
Patent 12598394
IMAGE PROCESSING METHOD AND APPARATUS, AND ELECTRONIC DEVICE
2y 10m to grant Granted Apr 07, 2026
Patent 12585830
SECURE DIGITAL DATA COLLECTION
1y 8m to grant Granted Mar 24, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

1-2
Expected OA Rounds
74%
Grant Probability
99%
With Interview (+26.2%)
3y 1m (~1y 9m remaining)
Median Time to Grant
Low
PTA Risk
Based on 416 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month