Prosecution Insights
Last updated: July 17, 2026
Application No. 19/211,445

PHASE-LOCKED LOOP CIRCUIT AND METHOD

Non-Final OA §112
Filed
May 19, 2025
Priority
May 20, 2024 — IT 102024000011317
Examiner
O NEILL, PATRICK
Art Unit
Tech Center
Assignee
STMicroelectronics N.V.
OA Round
1 (Non-Final)
83%
Grant Probability
Favorable
1-2
OA Rounds
10m
Est. Remaining
99%
With Interview

Examiner Intelligence

Grants 83% — above average
83%
Career Allowance Rate
478 granted / 574 resolved
+23.3% vs TC avg
Strong +18% interview lift
Without
With
+17.5%
Interview Lift
resolved cases with interview
Fast prosecutor
2y 0m
Avg Prosecution
12 currently pending
Career history
582
Total Applications
across all art units

Statute-Specific Performance

§101
0.5%
-39.5% vs TC avg
§103
39.8%
-0.2% vs TC avg
§102
30.3%
-9.7% vs TC avg
§112
17.7%
-22.3% vs TC avg
Black line = Tech Center average estimate • Based on career data from 574 resolved cases

Office Action

§112
DETAILED ACTION Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Information Disclosure Statement The listing of references in the specification is not a proper information disclosure statement. 37 CFR 1.98(b) requires a list of all patents, publications, or other information submitted for consideration by the Office, and MPEP § 609.04(a) states, "the list may not be incorporated into the specification but must be submitted in a separate paper." Therefore, unless the references have been cited by the examiner on form PTO-892, they have not been considered. Drawings Figure 1 should be designated by a legend such as --Prior Art-- because only that which is old is illustrated. See MPEP § 608.02(g). Corrected drawings in compliance with 37 CFR 1.121(d) are required in reply to the Office action to avoid abandonment of the application. The replacement sheet(s) should be labeled “Replacement Sheet” in the page header (as per 37 CFR 1.84(c)) so as not to obstruct any portion of the drawing figures. If the changes are not accepted by the examiner, the applicant will be notified and informed of any required corrective action in the next Office action. The objection to the drawings will not be held in abeyance. Claim Objections Claims 8, 10 and 16 are objected to because of the following informalities: In claim 8, lines 1-2, the examiner suggests deleting “first” between “a third” and “electronic switch”; In claim 10, lines 7-8, the examiner suggests inserting –to—between “applying a reference voltage” and “the voltage-controlled oscillator”; and In claim 16, lines 1-2, the examiner suggests deleting “first” between “a third” and “electronic switch”. Appropriate correction is required. Claim Rejections - 35 USC § 112 The following is a quotation of 35 U.S.C. 112(b): (b) CONCLUSION.—The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the inventor or a joint inventor regards as the invention. The following is a quotation of 35 U.S.C. 112 (pre-AIA ), second paragraph: The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention. Claims 7-9 and 15-19 are rejected under 35 U.S.C. 112(b) or 35 U.S.C. 112 (pre-AIA ), second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which the inventor or a joint inventor (or for applications subject to pre-AIA 35 U.S.C. 112, the applicant), regards as the invention. a) regarding claim 7: Claim 7 recites the limitation "the second signal" in line 10. There is insufficient antecedent basis for this limitation in the claim. b) regarding claim 8: It is unclear and therefore indefinite if “a first control signal” in line 3 is the same or different from “a first control signal” in claim 7, line 2. c) regarding claim 9: The claim is rejected based on its dependence from claim 8. d) regarding claim 15: Claim 15 recites the limitation "the second signal" in line 10. There is insufficient antecedent basis for this limitation in the claim. e) regarding claim 16: It is unclear and therefore indefinite if “a first control signal” in line 3 is the same or different from “a first control signal” in claim 15, line 2. f) regarding claims 17-19: The claims are rejected based on their dependence from claim 15. Allowable Subject Matter Claims 1-6 and 10-14 are allowed. Claims 15-19 would be allowable if rewritten or amended to overcome the rejection(s) under 35 U.S.C. 112(b) or 35 U.S.C. 112 (pre-AIA ), 2nd paragraph, set forth in this Office action. The following is a statement of reasons for the indication of allowable subject matter: The prior art of record fails to disclose or make obvious a circuit, comprising: in the first circuit configuration, said voltage control signal for the voltage-controlled oscillator is a reference voltage, and the charge pump is decoupled from an output of the phase detector and configured to regulate the phase-lock control signal at said reference voltage, along with all the other limitations as required by claim 1. The prior art of record fails to disclose or make obvious a method of operating a phase-locked loop (PLL) circuit, the method comprising: in a first circuit configuration, applying a reference voltage to the voltage-controlled oscillator as said voltage control signal, decoupling the charge pump from an output of the phase detector, and regulating the phase-lock control signal at said reference voltage, along with all the other limitations as required by claim 10. The prior art of record fails to disclose or make obvious a charge pump circuit for a phase-locked loop (PLL) circuit, comprising: a switching circuit configured to generate the first control signal as one of: a pump up control signal when the PLL circuit is in an on mode of operation and a difference signal when the PLL circuit is in an off mode of operation; a differential amplifier configured to generate the difference signal as a difference between a reference signal and a signal output at the node; and a logic gate configured to generate the second control signal as a logical combination of a pump down control signal and a signal indicating that the PLL circuit is in the off mode of operation, along with all the other limitations as required by claim 15. Conclusion Any inquiry concerning this communication or earlier communications from the examiner should be directed to Patrick O'Neill whose telephone number is (571)270-1677. The examiner can normally be reached Monday- Friday 9AM-5PM EST. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Taelor Kim can be reached at (571)270-7166. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /PATRICK O NEILL/ Primary Examiner, Art Unit 2836
Read full office action

Prosecution Timeline

May 19, 2025
Application Filed
Jun 08, 2026
Non-Final Rejection mailed — §112 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12681524
ADAPTIVE CLOCK GATING FOR IMPROVING WEAR OUT-INDUCED DUTY CYCLE SHIFT IN COMPUTER CLOCK NETWORK
3y 8m to grant Granted Jul 14, 2026
Patent 12683611
Semiconductor Device Including a Level Shifter and Method of Mitigating a Delay Between Input and Output Signals
1y 11m to grant Granted Jul 14, 2026
Patent 12665581
Semiconductor devices and multi-bit flip-flop circuits having an asymmetrical row structure
3y 7m to grant Granted Jun 23, 2026
Patent 12665599
ELECTRONIC CIRCUIT
1y 11m to grant Granted Jun 23, 2026
Patent 12640739
LEVEL SHIFTER ENABLE
1y 10m to grant Granted May 26, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

1-2
Expected OA Rounds
83%
Grant Probability
99%
With Interview (+17.5%)
2y 0m (~10m remaining)
Median Time to Grant
Low
PTA Risk
Based on 574 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month