Prosecution Insights
Last updated: October 25, 2026
Application No. 19/230,482

HIERARCHICAL MANAGEMENT OF MULTIPLE COMMUNICATION NETWORKS

Non-Final OA §DP
Filed
Jun 06, 2025
Priority
Jun 07, 2024 — provisional 63/657,603 +4 more
Examiner
TRAN, JIMMY H
Art Unit
2451
Tech Center
2400 — Computer Networks
Assignee
Apple Inc.
OA Round
1 (Non-Final)
80%
Grant Probability
Favorable
1-2
OA Rounds
1y 5m
Est. Remaining
97%
With Interview

Examiner Intelligence

Grants 80% — above average
80%
Career Allowance Rate
567 granted / 713 resolved
+21.5% vs TC avg
Strong +17% interview lift
Without
With
+17.2%
Interview Lift
resolved cases with interview
Typical timeline
2y 9m
Avg Prosecution
31 currently pending
Career history
746
Total Applications
across all art units

Statute-Specific Performance

§101
5.6%
-34.4% vs TC avg
§103
60.6%
+20.6% vs TC avg
§102
12.6%
-27.4% vs TC avg
§112
10.0%
-30.0% vs TC avg
Black line = Tech Center average estimate • Based on career data from 713 resolved cases

Office Action

§DP
DETAILED ACTION This action is in response to communication filed on 6/6/2025. Claims 1-48 are pending. Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Information Disclosure Statement The information disclosure statement (IDS) submitted on 6/6/2025 and 12/17/2025 are in compliance with the provisions of 37 CFR 1.97. Accordingly, the information disclosure statement is being considered by the examiner. Double Patenting The nonstatutory double patenting rejection is based on a judicially created doctrine grounded in public policy (a policy reflected in the statute) so as to prevent the unjustified or improper timewise extension of the “right to exclude” granted by a patent and to prevent possible harassment by multiple assignees. A nonstatutory double patenting rejection is appropriate where the conflicting claims are not identical, but at least one examined application claim is not patentably distinct from the reference claim(s) because the examined application claim is either anticipated by, or would have been obvious over, the reference claim(s). See, e.g., In re Berg, 140 F.3d 1428, 46 USPQ2d 1226 (Fed. Cir. 1998); In re Goodman, 11 F.3d 1046, 29 USPQ2d 2010 (Fed. Cir. 1993); In re Longi, 759 F.2d 887, 225 USPQ 645 (Fed. Cir. 1985); In re Van Ornum, 686 F.2d 937, 214 USPQ 761 (CCPA 1982); In re Vogel, 422 F.2d 438, 164 USPQ 619 (CCPA 1970); In re Thorington, 418 F.2d 528, 163 USPQ 644 (CCPA 1969). A timely filed terminal disclaimer in compliance with 37 CFR 1.321(c) or 1.321(d) may be used to overcome an actual or provisional rejection based on nonstatutory double patenting provided the reference application or patent either is shown to be commonly owned with the examined application, or claims an invention made as a result of activities undertaken within the scope of a joint research agreement. See MPEP § 717.02 for applications subject to examination under the first inventor to file provisions of the AIA as explained in MPEP § 2159. See MPEP § 2146 et seq. for applications not subject to examination under the first inventor to file provisions of the AIA . A terminal disclaimer must be signed in compliance with 37 CFR 1.321(b). The filing of a terminal disclaimer by itself is not a complete reply to a nonstatutory double patenting (NSDP) rejection. A complete reply requires that the terminal disclaimer be accompanied by a reply requesting reconsideration of the prior Office action. Even where the NSDP rejection is provisional the reply must be complete. See MPEP § 804, subsection I.B.1. For a reply to a non-final Office action, see 37 CFR 1.111(a). For a reply to final Office action, see 37 CFR 1.113(c). A request for reconsideration while not provided for in 37 CFR 1.113(c) may be filed after final for consideration. See MPEP §§ 706.07(e) and 714.13. The USPTO Internet website contains terminal disclaimer forms which may be used. Please visit www.uspto.gov/patent/patents-forms. The actual filing date of the application in which the form is filed determines what form (e.g., PTO/SB/25, PTO/SB/26, PTO/AIA /25, or PTO/AIA /26) should be used. A web-based eTerminal Disclaimer may be filled out completely online using web-screens. An eTerminal Disclaimer that meets all requirements is auto-processed and approved immediately upon submission. For more information about eTerminal Disclaimers, refer to www.uspto.gov/patents/apply/applying-online/eterminal-disclaimer. Claims 1-48 are provisionally rejected on the ground of nonstatutory double patenting as being unpatentable over claims 1-50 of copending Application No. 19/230,487 (reference application). This is a provisional nonstatutory double patenting rejection because the patentably indistinct claims have not in fact been patented. The two applications are commonly assigned to Apple Inc., were filed on the same date, claim the benefit of the same provisional applications, and share a common disclosure. Although the claims are not identical, they are not patentably distinct. Claim 1 of this application recites a method in which a hierarchical manager operated by an instruction processing device receives first data from a system operated by a processing device of a first computing node and/or second data from a system operated by a controller co-located with that node on a first computing device, the controller being coupled to the instruction processing device by a first communication network, and the processing device providing an operation result to a second computing node on a second computing device over a second communication network whose topology includes both nodes; the hierarchical manager creates, based on that data, a network manager operated by the same instruction processing device for the second communication network; and the network manager manages operations of processing devices of computing nodes of that second network. The claims of Application No. 19/230,487 recite an instruction processing device that manages computing devices of a chassis having boards and cards, each card including a controller and a processing device, a first communication network coupling the instruction processing device to the controller, a second communication network among processing devices on the board, and a hierarchical manager that creates a network manager to manage operations of the board and its computing nodes. A person of ordinary skill in the art would have recognized the method of claim 1 as the method of operating the system claimed in 19/230,487, and the system of claims 24 and 46 as the same architecture claimed in 19/230,487. The dependent claims of this application add only details (chassis and boards, ring topology, discovery events, node states, event handling, and RPCs) that are either recited in, or obvious variants of, the dependent claims and shared specification of 19/230,487. This is a provisional double patenting rejection. It may be overcome by filing a timely terminal disclaimer under 37 C.F.R. 1.321(c) or (d), and including the fee set forth in 37 C.F.R. 1.20(d), or by amending the claims so that they are patentably distinct from the claims of Application No. 19/230,487. If Application No. 19/230,487 issues as a patent, this rejection will be converted to a non-provisional double patenting rejection over that patent. Allowable Subject Matter Claims 1–48 would be allowable over the prior art of record if the provisional nonstatutory double patenting rejection were overcome. The closest prior art is Stabile et al. (US 2020/0220767 A1) and Stevens et al. (US 2023/0120652 A1). Neither reference, alone or in combination, teaches a hierarchical manager operated by an instruction processing device that, based on first data from a system operated by a processing device of a computing node and/or second data from a system operated by a controller co-located with that node, creates a network manager that is also operated by that same instruction processing device for a second communication network whose topology includes that node and a second node, and that then manages processing devices of computing nodes of that second network. Conclusion For the reasons above, claims 1-48 have been rejected and remain pending. Any inquiry concerning this communication or earlier communications from the examiner should be directed to JIMMY H TRAN whose telephone number is (571)270-5638. The examiner can normally be reached Monday-Friday 9am-5pm PST. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Chris Parry can be reached at 571-272-8328. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. JIMMY H TRAN Primary Examiner Art Unit 2451 /JIMMY H TRAN/Primary Examiner, Art Unit 2451
Read full office action

Prosecution Timeline

Jun 06, 2025
Application Filed
Sep 28, 2026
Non-Final Rejection mailed — §DP (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12771668
DYNAMIC PLACEMENT OF COMPENSATING CONTROLS ON DPU AND EBPF BASED ON WORKLOAD, TRUST, AND THREAT SCORING
2y 10m to grant Granted Oct 20, 2026
Patent 12771632
CONTROLLING FLOW PROCESSING BY AN EDGE CLUSTER SPANNING MULTIPLE DATACENTER LOCATIONS OF A PUBLIC CLOUD
2y 5m to grant Granted Oct 20, 2026
Patent 12764205
HARDWARE ASSISTED ATOMICS SUPPORT IN DATACENTER FABRICS
2y 7m to grant Granted Oct 13, 2026
Patent 12757019
BACKWARD COMPATIBILITY HANDLING WHEN ADDING NEW INTEGRITY PROTECTION AND CIPHERING ALGORITHMS
2y 6m to grant Granted Oct 06, 2026
Patent 12750537
METHOD, APPARATUS, AND MEDIUM FOR VIDEO PROCESSING
2y 1m to grant Granted Sep 29, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

1-2
Expected OA Rounds
80%
Grant Probability
97%
With Interview (+17.2%)
2y 9m (~1y 5m remaining)
Median Time to Grant
Low
PTA Risk
Based on 713 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month