DETAILED ACTION
Notice of Pre-AIA or AIA Status
The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA .
Double Patenting
A rejection based on double patenting of the “same invention” type finds its support in the language of 35 U.S.C. 101 which states that “whoever invents or discovers any new and useful process... may obtain a patent therefor...” (Emphasis added). Thus, the term “same invention,” in this context, means an invention drawn to identical subject matter. See Miller v. Eagle Mfg. Co., 151 U.S. 186 (1894); In re Vogel, 422 F.2d 438, 164 USPQ 619 (CCPA 1970); In re Ockert, 245 F.2d 467, 114 USPQ 330 (CCPA 1957).
A statutory type (35 U.S.C. 101) double patenting rejection can be overcome by canceling or amending the claims that are directed to the same invention so they are no longer coextensive in scope. The filing of a terminal disclaimer cannot overcome a double patenting rejection based upon 35 U.S.C. 101.
Claim 1 is/are rejected under 35 U.S.C. 101 as claiming the same invention as that of claims of prior U.S. Patent No. 11,984,888. This is a statutory double patenting rejection.
Application: 19/285,497
Claim 1:
An apparatus, comprising: an inverter having an input terminal and an output terminal; a first N-channel field effect transistor (NFET) and a first P channel field effect transistor (PFET) with their drain terminals shorted together at the output terminal of the inverter, a source terminal of the first NFET and a source terminal of the first PFET are connected to a ground and a power supply, respectively; a second PFET having a source terminal and a drain terminal configured to couple the output terminal of the inverter to a harvest terminal whose capacitance holds harvested charge at a voltage lower than a voltage of the power supply; the input terminal and the output terminal of the inverter, during operation, having electric potentials making full-swing transitions between the voltage of the power supply and a voltage of the ground, the input terminal of the inverter connected directly to a gate input terminal of the first PFET; a second NFET having a gate input terminal configured to be driven by the input terminal of the inverter and having a source terminal and a drain terminal connected to the ground and the output terminal of the inverter, respectively; and a 2-input gate with its inputs configured to be driven by the input terminal and the output terminal of the inverter, the 2-input gate having an output terminal configured to drive a gate input terminal of the second PFET and an input terminal of a delay element having an inverted output configured to drive the first NFET of the inverter.
USP 11,984,888
Claim 1:
An apparatus, comprising: an inverter having an input terminal and an output terminal; a first N-channel field effect transistor (NFET) and a first P channel field effect transistor (PFET) with their drain terminals shorted together at the output terminal of the inverter, a source terminal of the first NFET and a source terminal of the first PFET are connected to a ground and a power supply, respectively; a second PFET having a source terminal and a drain terminal configured to couple the output terminal of the inverter to a harvest terminal whose capacitance holds harvested charge at a voltage lower than a voltage of the power supply; the input terminal and the output terminal of the inverter, during operation, having electric potentials making full-swing transitions between the voltage of the power supply and a voltage of the ground, the input terminal of the inverter connected directly to a gate input terminal of the first PFET; a second NFET having a gate input terminal configured to be driven by the input terminal of the inverter and having a source terminal and a drain terminal connected to the ground and the output terminal of the inverter, respectively; and a 2-input NAND gate with its inputs configured to be driven by the input terminal and the output terminal of the inverter, the 2-input NAND gate having an output terminal configured to drive a gate input terminal of the second PFET and an input terminal of a delay element having an inverted output configured to drive the first NFET of the inverter.
Conclusion
Any inquiry concerning this communication or earlier communications from the examiner should be directed to TUAN THIEU LAM whose telephone number is (571)272-1744. The examiner can normally be reached Monday-Friday, 8:30 am to 5:00 pm.
Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice.
If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Regis Betsch can be reached at 571-270-7101. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.
Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.
/TUAN T LAM/Primary Examiner, Art Unit 2836 8/14/2026
