DETAILED ACTION
Notice of Pre-AIA or AIA Status
The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA .
Double Patenting
The nonstatutory double patenting rejection is based on a judicially created doctrine grounded in public policy (a policy reflected in the statute) so as to prevent the unjustified or improper timewise extension of the “right to exclude” granted by a patent and to prevent possible harassment by multiple assignees. A nonstatutory double patenting rejection is appropriate where the conflicting claims are not identical, but at least one examined application claim is not patentably distinct from the reference claim(s) because the examined application claim is either anticipated by, or would have been obvious over, the reference claim(s). See, e.g., In re Berg, 140 F.3d 1428, 46 USPQ2d 1226 (Fed. Cir. 1998); In re Goodman, 11 F.3d 1046, 29 USPQ2d 2010 (Fed. Cir. 1993); In re Longi, 759 F.2d 887, 225 USPQ 645 (Fed. Cir. 1985); In re Van Ornum, 686 F.2d 937, 214 USPQ 761 (CCPA 1982); In re Vogel, 422 F.2d 438, 164 USPQ 619 (CCPA 1970); In re Thorington, 418 F.2d 528, 163 USPQ 644 (CCPA 1969).
A timely filed terminal disclaimer in compliance with 37 CFR 1.321(c) or 1.321(d) may be used to overcome an actual or provisional rejection based on nonstatutory double patenting provided the reference application or patent either is shown to be commonly owned with the examined application, or claims an invention made as a result of activities undertaken within the scope of a joint research agreement. See MPEP § 717.02 for applications subject to examination under the first inventor to file provisions of the AIA as explained in MPEP § 2159. See MPEP § 2146 et seq. for applications not subject to examination under the first inventor to file provisions of the AIA . A terminal disclaimer must be signed in compliance with 37 CFR 1.321(b).
The filing of a terminal disclaimer by itself is not a complete reply to a nonstatutory double patenting (NSDP) rejection. A complete reply requires that the terminal disclaimer be accompanied by a reply requesting reconsideration of the prior Office action. Even where the NSDP rejection is provisional the reply must be complete. See MPEP § 804, subsection I.B.1. For a reply to a non-final Office action, see 37 CFR 1.111(a). For a reply to final Office action, see 37 CFR 1.113(c). A request for reconsideration while not provided for in 37 CFR 1.113(c) may be filed after final for consideration. See MPEP §§ 706.07(e) and 714.13.
The USPTO Internet website contains terminal disclaimer forms which may be used. Please visit www.uspto.gov/patent/patents-forms. The actual filing date of the application in which the form is filed determines what form (e.g., PTO/SB/25, PTO/SB/26, PTO/AIA /25, or PTO/AIA /26) should be used. A web-based eTerminal Disclaimer may be filled out completely online using web-screens. An eTerminal Disclaimer that meets all requirements is auto-processed and approved immediately upon submission. For more information about eTerminal Disclaimers, refer to www.uspto.gov/patents/apply/applying-online/eterminal-disclaimer.
Claims 1-20 are rejected on the ground of nonstatutory double patenting as being unpatentable over claims 1-18 of U.S. Patent No. 12512054. Although the claims at issue are not identical, they are not patentably distinct from each other because the differences amount to rephrasing of claim language. Claims 19 and 20 of the application are method and apparatus versions of claim 1 and likewise rejected over claims 1 and 3 of the ‘054 patent.
App. No. 19401436
US Patent No. 12512054
1. A gate electrode driving circuit, comprising:
a plurality of output terminals, wherein the output terminal is provided in correspondence with a pixel driving circuit row, and
is configured to provide a pulse width modulation signal to a control terminal of a first switching unit in the pixel driving circuit row corresponding to the output terminal;
wherein the gate electrode driving circuit is configured to provide the pulse width modulation signal to a pixel driving circuit subgroup in a same pixel driving circuit group in a same frame,
wherein each pixel driving circuit group comprises a plurality of pixel driving circuit rows,
the pixel driving circuit row comprises a plurality of pixel driving circuits distributed along a first direction; and
a part of the pixel driving circuit rows in the pixel driving circuit group form the pixel driving circuit subgroup;
wherein the gate electrode driving circuit is further configured to provide the pulse width modulation signal to different pixel driving circuit subgroups of the same pixel driving circuit group in at least a part of different frames.
2. The gate electrode driving circuit according to claim 1, wherein the plurality of pixel driving circuits are distributed in an array along the first direction and a second direction, wherein the first direction and the second direction intersects, the plurality of pixel driving circuits form a plurality of pixel driving circuit groups, wherein the pixel driving circuit comprises:
a driving circuit, connected to a first node, a second node, and a third node, and configured to input a driving current to the third node through the second node in response to a signal of the first node;
a first switching unit with a first end connected to a first power supply terminal and a second end connected to the second node, configured to connect the first power supply terminal and the second node in response to the pulse width modulation signal;
wherein in a same pixel driving circuit group, a second end of any one of first switching units is connected to a second end of another one of the first switching units in each of the other pixel driving circuit rows.
1. A display panel, comprising: a plurality of pixel driving circuits distributed in an array along a first direction and a second direction, wherein the first direction and the second direction intersects, the plurality of pixel driving circuits form a plurality of pixel driving circuit groups, each pixel driving circuit group comprises a plurality of pixel driving circuit rows, and the pixel driving circuit row comprises a plurality of pixel driving circuits distributed along the first direction, and the pixel driving circuit comprises:
a driving circuit, connected to a first node, a second node, and a third node, and configured to input a driving current to the third node through the second node in response to a signal of the first node;
a first switching unit with a first end connected to a first power supply terminal and a second end connected to the second node, configured to connect the first power supply terminal and the second node in response to a pulse width modulation signal;
wherein in a same pixel driving circuit group, a second end of any one of first switching units is connected to a second end of another one of the first switching units in each of the other pixel driving circuit rows.
3. The display panel according to claim 1, further comprising:
a gate electrode driving circuit, wherein the gate electrode driving circuit comprises a plurality of output terminals, the output terminal is provided in correspondence with the pixel driving circuit row, and
configured to provide the pulse width modulation signal to a control terminal of the first switching unit in a pixel driving circuit row corresponding to the output terminal;
the gate electrode driving circuit is configured to provide the pulse width modulation signal to a pixel driving circuit subgroup in a same pixel driving circuit group in a same frame,
a part of the pixel driving circuit rows in the pixel driving circuit group form the pixel driving circuit subgroup, and
the gate electrode driving circuit is configured to provide the pulse width modulation signal to different pixel driving circuit subgroups of the same pixel driving circuit group in at least a part of different frames.
3. The gate electrode driving circuit according to claim 2, wherein the driving circuit comprises:
a driving transistor with a first electrode connected to the second node, a second electrode connected to the third node, and a gate electrode connected to the first node;
the first switching unit comprises:
a first transistor with a first electrode connected to the first power supply terminal, a second electrode connected to the second node, and a gate electrode connected to a pulse width modulation signal terminal;
the pixel driving circuit further comprises: a second transistor, with a first electrode connected to a data signal terminal, a second electrode connected to the first node, and a gate electrode connected to a first gate electrode driving signal terminal;
a third transistor, with a first electrode connected to the third node, a second electrode connected to a sensing signal terminal, and a gate electrode connected to a second gate electrode driving signal terminal; and a capacitor connected between the first node and the third node.
2. The display panel according to claim 1, wherein the driving circuit comprises:
a driving transistor with a first electrode connected to the second node, a second electrode connected to the third node, and a gate electrode connected to the first node;
the first switching unit comprises:
a first transistor with a first electrode connected to the first power supply terminal, a second electrode connected to the second node, and a gate electrode connected to a pulse width modulation signal terminal;
the pixel driving circuit further comprises: a second transistor, with a first electrode connected to a data signal terminal, a second electrode connected to the first node, and a gate electrode connected to a first gate electrode driving signal terminal;
a third transistor, with a first electrode connected to the third node, a second electrode connected to a sensing signal terminal, and a gate electrode connected to a second gate electrode driving signal terminal; and a capacitor connected between the first node and the third node.
4. The gate electrode driving circuit according to claim 2, wherein the pixel driving circuit group comprises a plurality of pixel driving circuit rows adjacent to each other in the second direction, and in a same pixel driving circuit group, the second ends of the first switching units of the plurality of pixel driving circuits distributed in the second direction are connected to each other.
18. The display panel according to claim 1, wherein the pixel driving circuit group comprises a plurality of pixel driving circuit rows adjacent to each other in the second direction, and in a same pixel driving circuit group, the second ends of the first switching units of the plurality of pixel driving circuits distributed in the second direction are connected to each other.
5. The gate electrode driving circuit according to claim 2, wherein the pixel driving circuit subgroup comprises one pixel driving circuit row, the pixel driving circuit group comprises an odd-numbered pixel driving circuit row located in an odd row and an even-numbered pixel driving circuit row located in an even row, and two pixel driving circuit rows in the pixel driving circuit group are adjacent to each other in the second direction;
the gate electrode driving circuit is configured to provide the pulse width modulation signal to the odd-numbered pixel driving circuit row or the even-numbered pixel driving circuit row in the same frame, and the gate electrode driving circuit is configured to provide the pulse width modulation signal to the odd-numbered pixel driving circuit row in at least a part of the frames, and to provide the pulse width modulation signal to the even-numbered pixel driving circuit row in at least a part of the frames.
4. The display panel according to claim 3, wherein the pixel driving circuit subgroup comprises one pixel driving circuit row, the pixel driving circuit group comprises an odd-numbered pixel driving circuit row located in an odd row and an even-numbered pixel driving circuit row located in an even row, and two pixel driving circuit rows in the pixel driving circuit group are adjacent to each other in the second direction;
the gate electrode driving circuit is configured to provide the pulse width modulation signal to the odd-numbered pixel driving circuit row or the even-numbered pixel driving circuit row in the same frame, and the gate electrode driving circuit is configured to provide the pulse width modulation signal to the odd-numbered pixel driving circuit row in at least a part of the frames, and to provide the pulse width modulation signal to the even-numbered pixel driving circuit row in at least a part of the frames.
6. The gate electrode driving circuit according to claim 5, further comprising:
a first gate electrode driving circuit, connected to a first signal input line, a first clock signal line, and a second clock signal line, and configured to provide the pulse width modulation signal to the odd-numbered pixel driving circuit row in response to signals of the first signal input line, the first clock signal line, and the second clock signal line; and
a second gate electrode driving circuit, connected to a second signal input line, the first clock signal line, and the second clock signal line, and configured to provide the pulse width modulation signal to the even-numbered pixel driving circuit row in response to signals of the second signal input line, the first clock signal line, and the second clock signal line.
5. The display panel according to claim 4, wherein the gate electrode driving circuit comprises:
a first gate electrode driving circuit, connected to a first signal input line, a first clock signal line, and a second clock signal line, and configured to provide the pulse width modulation signal to the odd-numbered pixel driving circuit row in response to signals of the first signal input line, the first clock signal line, and the second clock signal line; and
a second gate electrode driving circuit, connected to a second signal input line, the first clock signal line, and the second clock signal line, and configured to provide the pulse width modulation signal to the even-numbered pixel driving circuit row in response to signals of the second signal input line, the first clock signal line, and the second clock signal line.
7. The gate electrode driving circuit according to claim 6,
wherein the first gate electrode driving circuit comprises a plurality of shift register units cascaded, and the second gate electrode driving circuit comprises a plurality of shift register units cascaded;
the shift register unit comprises: a first input circuit, connected to a signal input terminal, a first clock signal terminal, and a fourth node, and configured to transmit a signal of the signal input terminal to the fourth node in response to a signal of the first clock signal terminal;
a second input circuit, connected to a second power supply terminal, a second clock signal terminal, a fifth node, and the signal input terminal, wherein the second input circuit is configured to transmit a signal of the second power supply terminal to the fifth node in response to a signal of the second clock signal terminal, and configured to transmit the signal of the second clock signal terminal to the fifth node in response to the signal of the signal input terminal;
a pull-up circuit, connected to the first clock signal terminal, the fifth node, and a sixth node, and configured to transmit the signal of the first clock signal terminal to the sixth node in response to a signal of the fifth node and the signal of the first clock signal terminal;
a pull-down circuit, connected to the fourth node, a third power supply terminal, and the sixth node, and configured to transmit a signal of the third power supply terminal to the sixth node in response to a signal of the fourth node; a first output circuit, connected to the fourth node, a first output terminal, and a second power supply terminal, configured to transmit the signal of the second power supply terminal to the first output terminal in response to the signal of the fourth node; and
a second output circuit, connected to the sixth node, the third power supply terminal, and the first output terminal, and configured to transmit the signal of the third power supply terminal to the first output terminal in response to a signal of the sixth node.
6. The display panel according to claim 5,
wherein the first gate electrode driving circuit comprises a plurality of shift register units cascaded, and the second gate electrode driving circuit comprises a plurality of shift register units cascaded;
the shift register unit comprises: a first input circuit, connected to a signal input terminal, a first clock signal terminal, and a fourth node, and configured to transmit a signal of the signal input terminal to the fourth node in response to a signal of the first clock signal terminal;
a second input circuit, connected to a second power supply terminal, a second clock signal terminal, a fifth node, and the signal input terminal, wherein the second input circuit is configured to transmit a signal of the second power supply terminal to the fifth node in response to a signal of the second clock signal terminal, and configured to transmit the signal of the second clock signal terminal to the fifth node in response to the signal of the signal input terminal;
a pull-up circuit, connected to the first clock signal terminal, the fifth node, and a sixth node, and configured to transmit the signal of the first clock signal terminal to the sixth node in response to a signal of the fifth node and the signal of the first clock signal terminal;
a pull-down circuit, connected to the fourth node, a third power supply terminal, and the sixth node, and configured to transmit a signal of the third power supply terminal to the sixth node in response to a signal of the fourth node; a first output circuit, connected to the fourth node, a first output terminal, and a second power supply terminal, configured to transmit the signal of the second power supply terminal to the first output terminal in response to the signal of the fourth node; and
a second output circuit, connected to the sixth node, the third power supply terminal, and the first output terminal, and configured to transmit the signal of the third power supply terminal to the first output terminal in response to a signal of the sixth node.
8. The gate electrode driving circuit according to claim 7,
wherein the first input circuit comprises:
a fourth transistor, with a first electrode connected to the signal input terminal, a second electrode connected to a seventh node, and a gate electrode connected to the first clock signal terminal;
a fifth transistor, with a first electrode connected to the seventh node, a second electrode connected to the fourth node, and a gate electrode connected to the first clock signal terminal;
the second input circuit comprises:
a seventh transistor, with a first electrode connected to the second power supply terminal, a second electrode connected to the fifth node, and a gate electrode connected to the second clock signal terminal;
an eighth transistor, with a first electrode connected to the fifth node, a second electrode connected to an eighth node, and a gate electrode connected to the signal input terminal; and
a ninth transistor, with a first electrode connected to the eighth node, a second electrode connected to the second clock signal terminal, and a gate electrode connected to the signal input terminal.
7. The display panel according to claim 6,
wherein the first input circuit comprises:
a fourth transistor, with a first electrode connected to the signal input terminal, a second electrode connected to a seventh node, and a gate electrode connected to the first clock signal terminal;
a fifth transistor, with a first electrode connected to the seventh node, a second electrode connected to the fourth node, and a gate electrode connected to the first clock signal terminal;
the second input circuit comprises:
a seventh transistor, with a first electrode connected to the second power supply terminal, a second electrode connected to the fifth node, and a gate electrode connected to the second clock signal terminal;
an eighth transistor, with a first electrode connected to the fifth node, a second electrode connected to an eighth node, and a gate electrode connected to the signal input terminal; and
a ninth transistor, with a first electrode connected to the eighth node, a second electrode connected to the second clock signal terminal, and a gate electrode connected to the signal input terminal.
9. The gate electrode driving circuit according to claim 8, wherein the shift register unit further comprises: a first isolation circuit, connected to the second power supply terminal, the fourth node, and the seventh node, and configured to transmit the signal of the second power supply terminal to the seventh node in response to the signal of the fourth node; and a second isolation circuit, connected to the eighth node, the second power supply terminal, and the fifth node, and configured to transmit the signal of the second power supply terminal to the eighth node in response to the signal of the fifth node.
8. The display panel according to claim 7, wherein the shift register unit further comprises: a first isolation circuit, connected to the second power supply terminal, the fourth node, and the seventh node, and configured to transmit the signal of the second power supply terminal to the seventh node in response to the signal of the fourth node; and a second isolation circuit, connected to the eighth node, the second power supply terminal, and the fifth node, and configured to transmit the signal of the second power supply terminal to the eighth node in response to the signal of the fifth node.
10. The gate electrode driving circuit according to claim 9, wherein the first isolation circuit comprises:
a sixth transistor, with a first electrode connected to the seventh node, a second electrode connected to the second power supply terminal, and a gate electrode connected to the fourth node;
the second isolation circuit comprises:
a tenth transistor, with a first electrode connected to the second power supply terminal, a second electrode connected to the eighth node, and a gate electrode connected to the fifth node.
9. The display panel according to claim 8, wherein the first isolation circuit comprises:
a sixth transistor, with a first electrode connected to the seventh node, a second electrode connected to the second power supply terminal, and a gate electrode connected to the fourth node;
the second isolation circuit comprises:
a tenth transistor, with a first electrode connected to the second power supply terminal, a second electrode connected to the eighth node, and a gate electrode connected to the fifth node.
11. The gate electrode driving circuit according to claim 7, wherein the pull-up circuit comprises:
an eleventh transistor, with a first electrode connected to the first clock signal terminal, a second electrode connected to the ninth node, and a gate electrode connected to the fifth node;
a twelfth transistor, with a first electrode connected to the ninth node, a second electrode connected to the sixth node, and a gate electrode connected to the first clock signal terminal; and
a first capacitor, connected to the fifth node;
the pull-down circuit comprises:
a thirteenth transistor, with a first electrode connected to the third power supply terminal, a second electrode connected to the sixth node, and a gate electrode connected to the fourth node.
12. The display panel according to claim 6, wherein the pull-up circuit comprises:
an eleventh transistor, with a first electrode connected to the first clock signal terminal, a second electrode connected to the ninth node, and a gate electrode connected to the fifth node;
a twelfth transistor, with a first electrode connected to the ninth node, a second electrode connected to the sixth node, and a gate electrode connected to the first clock signal terminal; and
a first capacitor, connected to the fifth node;
the pull-down circuit comprises:
a thirteenth transistor, with a first electrode connected to the third power supply terminal, a second electrode connected to the sixth node, and a gate electrode connected to the fourth node.
12. The gate electrode driving circuit according to claim 7, wherein the first output circuit is further connected to a second output terminal, and configured to transmit the signal of the second power supply terminal to the second output terminal in response to the signal of the fourth node;
the second output circuit is further connected to the second output terminal and a fourth power supply terminal, and configured to transmit a signal of the fourth power supply terminal to the second output terminal in response to the signal of the sixth node;
the first output terminal or the second output terminal forms an output terminal of the gate electrode driving circuit.
13. The display panel according to claim 6, wherein the first output circuit is further connected to a second output terminal, and configured to transmit the signal of the second power supply terminal to the second output terminal in response to the signal of the fourth node;
the second output circuit is further connected to the second output terminal and a fourth power supply terminal, and configured to transmit a signal of the fourth power supply terminal to the second output terminal in response to the signal of the sixth node;
the first output terminal or the second output terminal forms an output terminal of the gate electrode driving circuit.
13. The gate electrode driving circuit according to claim 12, wherein active driving levels of the first input circuit, the second input circuit, the pull-up circuit, the first output circuit, and the second output circuit are high levels;
the second power supply terminal is a high-level signal terminal, the fourth power supply terminal and the third power supply terminal are both low-level signal terminals, and a voltage of the third power supply terminal is less than a voltage of the fourth power supply terminal.
14. The display panel according to claim 13, wherein active driving levels of the first input circuit, the second input circuit, the pull-up circuit, the first output circuit, and the second output circuit are high levels;
the second power supply terminal is a high-level signal terminal, the fourth power supply terminal and the third power supply terminal are both low-level signal terminals, and a voltage of the third power supply terminal is less than a voltage of the fourth power supply terminal.
14. The gate electrode driving circuit according to claim 12, wherein the first output circuit comprises:
a fourteenth transistor, with a first electrode connected to the second power supply terminal, a second electrode connected to the first output terminal, and a gate electrode connected to the fourth node; a fifteenth transistor, with a first electrode connected to the second power supply terminal, a second electrode connected to the second output terminal, and a gate electrode connected to the fourth node;
a second capacitor, connected to the fourth node;
the second output circuit comprises: a sixteenth transistor, with a first electrode connected to the third power supply terminal, a second electrode connected to the first output terminal, and a gate electrode connected to the sixth node;
a seventeenth transistor, with a first electrode connected to the fourth power supply terminal, a second electrode connected to the second output terminal, and a gate electrode connected to the sixth node; and
a third capacitor, connected to the sixth node.
15. The display panel according to claim 13, wherein the first output circuit comprises:
a fourteenth transistor, with a first electrode connected to the second power supply terminal, a second electrode connected to the first output terminal, and a gate electrode connected to the fourth node; a fifteenth transistor, with a first electrode connected to the second power supply terminal, a second electrode connected to the second output terminal, and a gate electrode connected to the fourth node;
a second capacitor, connected to the fourth node;
the second output circuit comprises: a sixteenth transistor, with a first electrode connected to the third power supply terminal, a second electrode connected to the first output terminal, and a gate electrode connected to the sixth node;
a seventeenth transistor, with a first electrode connected to the fourth power supply terminal, a second electrode connected to the second output terminal, and a gate electrode connected to the sixth node; and
a third capacitor, connected to the sixth node.
15. The gate electrode driving circuit according to claim 9, wherein the second output circuit comprises:
a sixteenth transistor, with a first electrode connected to the seventh node, a second electrode connected to the first output terminal, and a gate electrode connected to the sixth node;
a twenty-fifth transistor, with a first electrode connected to the seventh node, a second electrode connected to the third power supply terminal, and a gate electrode connected to the sixth node; and
a third capacitor, connected to the sixth node.
10. The display panel according to claim 8, wherein the second output circuit comprises:
a sixteenth transistor, with a first electrode connected to the seventh node, a second electrode connected to the first output terminal, and a gate electrode connected to the sixth node;
a twenty-fifth transistor, with a first electrode connected to the seventh node, a second electrode connected to the third power supply terminal, and a gate electrode connected to the sixth node; and
a third capacitor, connected to the sixth node.
16. The gate electrode driving circuit according to claim 7, wherein the shift register unit further comprises:
a reset circuit, connected to the fourth node, the first clock signal terminal, a reset signal terminal, the second power supply terminal, and the sixth node, and configured to transmit the signal of the first clock signal terminal to the fourth node in response to a signal of the reset signal terminal, and to transmit the signal of the second power supply terminal to the sixth node in response to the signal of the reset signal terminal;
wherein the first input circuit comprises:
a fourth transistor, with a first electrode connected to the signal input terminal, a second electrode connected to the seventh node, and a gate electrode connected to the first clock signal terminal;
a fifth transistor, with a first electrode connected to the seventh node, a second electrode connected to the fourth node, and a gate electrode connected to the first clock signal terminal;
the shift register unit further comprises:
a first isolation circuit, connected to the second power supply terminal, the fourth node, and the seventh node, and configured to transmit the signal of the second power supply terminal to the seventh node in response to the signal of the fourth node;
the reset circuit comprises:
an eighteenth transistor, with a first electrode connected to the fourth node, a second electrode connected to a tenth node, and a gate electrode connected to the reset signal terminal;
a nineteenth transistor, with a first electrode connected to the tenth node, a second electrode connected to the first clock signal terminal, and a gate electrode connected to the reset signal terminal; and
a twentieth transistor, with a first electrode connected to the second power supply terminal, a second electrode connected to the sixth node, and a gate electrode connected to the reset signal terminal;
wherein the seventh node is connected to the tenth node.
16. The display panel according to claim 6, wherein the shift register unit further comprises:
a reset circuit, connected to the fourth node, the first clock signal terminal, a reset signal terminal, the second power supply terminal, and the sixth node, and configured to transmit the signal of the first clock signal terminal to the fourth node in response to a signal of the reset signal terminal, and to transmit the signal of the second power supply terminal to the sixth node in response to the signal of the reset signal terminal;
wherein the first input circuit comprises:
a fourth transistor, with a first electrode connected to the signal input terminal, a second electrode connected to the seventh node, and a gate electrode connected to the first clock signal terminal;
a fifth transistor, with a first electrode connected to the seventh node, a second electrode connected to the fourth node, and a gate electrode connected to the first clock signal terminal;
the shift register unit further comprises:
a first isolation circuit, connected to the second power supply terminal, the fourth node, and the seventh node, and configured to transmit the signal of the second power supply terminal to the seventh node in response to the signal of the fourth node;
the reset circuit comprises:
an eighteenth transistor, with a first electrode connected to the fourth node, a second electrode connected to a tenth node, and a gate electrode connected to the reset signal terminal;
a nineteenth transistor, with a first electrode connected to the tenth node, a second electrode connected to the first clock signal terminal, and a gate electrode connected to the reset signal terminal; and
a twentieth transistor, with a first electrode connected to the second power supply terminal, a second electrode connected to the sixth node, and a gate electrode connected to the reset signal terminal;
wherein the seventh node is connected to the tenth node.
17. The gate electrode driving circuit according to claim 7, wherein in the first gate electrode driving circuit:
a first output terminal of a current stage of the shift register unit is connected to a signal input terminal of a next stage of the shift register unit adjacent to the current stage of the shift register unit;
the first signal input line is connected to a signal input terminal of a first stage of the shift register unit in the first gate electrode driving circuit;
the first clock signal line is connected to a first clock signal terminal of an odd-numbered stage shift register unit and a second clock signal terminal of an even-numbered stage shift register unit in the first gate electrode driving circuit, and the second clock signal line is connected to a first clock signal terminal of the even-numbered stage shift register unit and a second clock signal terminal of the odd-numbered stage shift register unit in the first gate electrode driving circuit;
in the second gate electrode driving circuit:
a first output terminal of a current stage of the shift register unit is connected to a signal input terminal of a next stage of the shift register unit adjacent to the current stage of the shift register unit;
the second signal input line is connected to a signal input terminal of a first stage of the shift register unit in the second gate electrode driving circuit;
the first clock signal line is connected to a first clock signal terminal of an odd-numbered stage shift register unit and a second clock signal terminal of an even-numbered stage shift register unit in the second gate electrode driving circuit, and the second clock signal line is connected to a first clock signal terminal of the even-numbered stage shift register unit and a second clock signal terminal of the odd-numbered stage shift register unit in the second gate electrode driving circuit.
17. The display panel according to claim 6, wherein in the first gate electrode driving circuit:
a first output terminal of a current stage of the shift register unit is connected to a signal input terminal of a next stage of the shift register unit adjacent to the current stage of the shift register unit;
the first signal input line is connected to a signal input terminal of a first stage of the shift register unit in the first gate electrode driving circuit;
the first clock signal line is connected to a first clock signal terminal of an odd-numbered stage shift register unit and a second clock signal terminal of an even-numbered stage shift register unit in the first gate electrode driving circuit, and the second clock signal line is connected to a first clock signal terminal of the even-numbered stage shift register unit and a second clock signal terminal of the odd-numbered stage shift register unit in the first gate electrode driving circuit;
in the second gate electrode driving circuit:
a first output terminal of a current stage of the shift register unit is connected to a signal input terminal of a next stage of the shift register unit adjacent to the current stage of the shift register unit;
the second signal input line is connected to a signal input terminal of a first stage of the shift register unit in the second gate electrode driving circuit;
the first clock signal line is connected to a first clock signal terminal of an odd-numbered stage shift register unit and a second clock signal terminal of an even-numbered stage shift register unit in the second gate electrode driving circuit, and the second clock signal line is connected to a first clock signal terminal of the even-numbered stage shift register unit and a second clock signal terminal of the odd-numbered stage shift register unit in the second gate electrode driving circuit.
18. The gate electrode driving circuit according to claim 5, wherein the gate electrode driving circuit comprises:
a plurality of shift register units cascaded, wherein the shift register unit is provided in correspondence with the pixel driving circuit group and configured to output the pulse width modulation signal through an output terminal;
a plurality of output control circuits, wherein the output control circuit is provided in correspondence with the shift register unit, and the output control circuit is connected to the output terminal of a corresponding shift register unit, a fifth power supply terminal, a first control signal terminal, a second control signal terminal, a third output terminal, and a fourth output terminal, the output control circuit is configured to transmit the pulse width modulation signal of the output terminal of the shift register unit to the third output terminal in response to a signal of the first control signal terminal, and to transmit a signal of the fifth power supply terminal to the fourth output terminal in response to the signal of the first control signal terminal, the output control circuit is further configured to transmit the pulse width modulation signal of the output terminal of the shift register unit to the fourth output terminal in response to a signal of the second control signal terminal, and to transmit the signal of the fifth power supply terminal to the third output terminal in response to the signal of the second control signal terminal;
the third output terminal and the fourth output terminal form an output terminal of the gate electrode driving circuit, the third output terminal is configured to provide the pulse width modulation signal to an odd-numbered pixel driving circuit row corresponding to the output control circuit, and the fourth output terminal is configured to provide the pulse width modulation signal to an even-numbered pixel driving circuit row corresponding to the output control circuit;
wherein the output control circuit comprises:
a twenty-first transistor, with a first electrode connected to the output terminal of the corresponding shift register unit, a second electrode connected to the third output terminal, and a gate electrode connected to the first control signal terminal;
a twenty-second transistor, with a first electrode connected to the output terminal of the corresponding shift register unit, a second electrode connected to the fourth output terminal, and a gate electrode connected to the second control signal terminal;
a twenty-third transistor, with a first electrode connected to the fifth power supply terminal, a second electrode connected to the third output terminal, and a gate electrode connected to the second control signal terminal; and
a twenty-fourth transistor with a first electrode connected to the fifth power supply terminal, a second electrode connected to the fourth output terminal, and a gate electrode connected to the first control signal terminal.
11. The display panel according to claim 4, wherein the gate electrode driving circuit comprises:
a plurality of shift register units cascaded, wherein the shift register unit is provided in correspondence with the pixel driving circuit group and configured to output the pulse width modulation signal through an output terminal;
a plurality of output control circuits, wherein the output control circuit is provided in correspondence with the shift register unit, and the output control circuit is connected to the output terminal of a corresponding shift register unit, a fifth power supply terminal, a first control signal terminal, a second control signal terminal, a third output terminal, and a fourth output terminal, the output control circuit is configured to transmit the pulse width modulation signal of the output terminal of the shift register unit to the third output terminal in response to a signal of the first control signal terminal, and to transmit a signal of the fifth power supply terminal to the fourth output terminal in response to the signal of the first control signal terminal, the output control circuit is further configured to transmit the pulse width modulation signal of the output terminal of the shift register unit to the fourth output terminal in response to a signal of the second control signal terminal, and to transmit the signal of the fifth power supply terminal to the third output terminal in response to the signal of the second control signal terminal;
the third output terminal and the fourth output terminal form an output terminal of the gate electrode driving circuit, the third output terminal is configured to provide the pulse width modulation signal to an odd-numbered pixel driving circuit row corresponding to the output control circuit, and the fourth output terminal is configured to provide the pulse width modulation signal to an even-numbered pixel driving circuit row corresponding to the output control circuit;
wherein the output control circuit comprises:
a twenty-first transistor, with a first electrode connected to the output terminal of the corresponding shift register unit, a second electrode connected to the third output terminal, and a gate electrode connected to the first control signal terminal;
a twenty-second transistor, with a first electrode connected to the output terminal of the corresponding shift register unit, a second electrode connected to the fourth output terminal, and a gate electrode connected to the second control signal terminal;
a twenty-third transistor, with a first electrode connected to the fifth power supply terminal, a second electrode connected to the third output terminal, and a gate electrode connected to the second control signal terminal; and
a twenty-fourth transistor with a first electrode connected to the fifth power supply terminal, a second electrode connected to the fourth output terminal, and a gate electrode connected to the first control signal terminal.
Conclusion
The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Zhong et al. (US 20250148960 A1) and Zhai (US 20240038170 A1) teach many of the elements of the independent claims but are not available as prior art.
Any inquiry concerning this communication or earlier communications from the examiner should be directed to PETER D MCLOONE whose telephone number is (571)272-4631. The examiner can normally be reached M-F 9 AM - 5 PM.
Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice.
If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Amr Awad can be reached at 5712727764. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.
Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.
/PETER D MCLOONE/Primary Examiner, Art Unit 2621
Prosecution Insights